

N- and P-Channel Enhancement-Mode Dual MOSFET

Features

- ▶ 500V breakdown voltage
- Independent N- and P-channels
- ► Electrically isolated N- and P-channels
- Low input capacitance
- Fast switching speeds
- Free from secondary breakdowns
- Low input and output leakage

Applications

- High voltage pulsers
- Amplifiers
- Buffers
- Piezoelectric transducer drivers
- General purpose line drivers

General Description

The Supertex TC1550 consists of a high voltage N-channel and P-channel MOSFET in an 8-Lead SOIC package. This is an enhancement-mode (normally-off) transistor utilizing an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

	Package Option	BV _{DSS}	/BV _{DGS}	R _{DS(ON)} (Max)			
Device	8-Lead SOIC 4.90x3.90mm body 1.75mm height (max) 1.27mm pitch	N-Channel (V)	P-Channel (V)	N-Channel (Ω)	P-Channel (Ω)		
TC1550	TC1550TG-G	500	-500	60	125		

-G indicates package is RoHS compliant ('Green')






Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to + 150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



8-Lead SOIC (TG) (top view)

Product Marking



YY = Year Sealed
WW = Week Sealed
L = Lot Number
_____ = "Green" Packaging

8-Lead SOIC (TG)


^{*} Distance of 1.6mm from case for 10 seconds.

N-Channel Electrical Characteristics ($T_A = 25^{\circ}$ C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions	
BV _{DSS}	Drain-to-source breakdown voltage	500	-	-	V	$V_{GS} = 0V, I_D = 1.0mA$	
$V_{\rm GS(th)}$	Gate threshold voltage	2.0	-	4.0	V	$V_{GS} = V_{DS}$, $I_{D} = 1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	ı	-3.8	-5.0	mV/°C	$V_{GS} = V_{DS}$, $I_{D} = 1.0$ mA	
I _{GSS}	Gate body leakage current	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
		ı	-	10	μA	$V_{GS} = 0V, V_{DS} = Max Rating$	
I _{DSS}	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125$ °C	
	On atota duain august	-	100	-		V _{GS} = 5.0V, V _{DS} = 25V	
D(ON)	On-state drain current	150	350	-	mA	V _{GS} = 10V, V _{DS} = 25V	
В	Static drain-to-source	-	45	-		$V_{GS} = 5.0V, I_{D} = 50mA$	
R _{DS(ON)}	on-state resistance	-	40	60	Ω	V _{GS} = 10V, I _D = 50mA	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	1.0	1.7	%/°C	V _{GS} = 10V, I _D = 50mA	
G _{FS}	Forward transconductance	50	100	-	mmho	V _{DS} = 25V, I _D =50mA	
C _{ISS}	Input capacitance	-	45	55		V _{GS} = 0V,	
C _{oss}	Common source output capacitance		8.0	10	pF	$V_{DS} = 25V$,	
C _{RSS}	Reverse transfer capacitance	-	2.0	5.0		f = 1.0MHz	
t _{d(ON)}	Turn-on delay time	-	-	10			
t _r	Rise time	-	-	15]	V _{DD} = 25V,	
t _{d(OFF)}	Turn-off delay time		-	10	ns	$I_{D} = 150 \text{mA},$ $R_{GEN} = 25 \Omega$	
t _f	Fall time	-	_	10		OLIV	
V _{SD}	Diode forward voltage drop	-	0.8	-	V	V _{GS} = 0V, I _{SD} = 500mA	
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = 500mA	

Notes:

- 1. All DC parameters 100% tested at 25°C unless otherwise stated. (Pulsed test: 300µs pulse at 2% duty cycle.)
- 2. All AC parameters sample tested.




P-Channel Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions		
BV _{DSS}	Drain-to-source breakdown voltage	-500	-	-	V	$V_{GS} = 0V, I_{D} = -1.0 \text{mA}$		
$V_{GS(th)}$	Gate threshold voltage	-2.0	-	-4.5	V	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA		
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	3.5	6.0	mV/°C	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA		
I _{GSS}	Gate body leakage current	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
		-	-	-10	μΑ	$V_{GS} = 0V, V_{DS} = Max Rating$		
I _{DSS}	Zero gate voltage drain current	-	-	-1.0	mA	V_{DS} = 0.8 Max Rating, V_{GS} = 0V, T_A = 125°C		
	On state drain surrent	-	-90	-		V _{GS} = -5.0V, V _{DS} = -25V		
I _{D(ON)}	On-state drain current	-100	-240	-	mA	V _{GS} = -10V, V _{DS} = -25V		
В	Static drain-to-source	-	85	-		$V_{GS} = -5.0V, I_{D} = -5.0mA$		
R _{DS(ON)}	on-state resistance	-	80	125	Ω	$V_{GS} = -10V, I_{D} = -10mA$		
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	0.85	•	%/°C	$V_{GS} = -10V, I_{D} = -10mA$		
G _{FS}	Forward transconductance	25	40	-	mmho	$V_{DS} = -25V, I_{D} = -10mA$		
C _{ISS}	Input capacitance	-	40	70		V _{GS} = 0V,		
C _{oss}	Common source output capacitance		10	20	pF	$V_{DS} = -25V,$		
C _{RSS}	Reverse transfer capacitance	-	3.0	10		f = 1.0MHz		
t _{d(ON)}	Turn-on delay time	-	5.0	10				
t _r	Rise time	-	8.0	10		V _{DD} = -25V,		
t _{d(OFF)}	Turn-off delay time	-	8.0	15	ns	$I_{D} = -100 \text{mA},$ $R_{GEN} = 25\Omega$		
t _f	Fall time	-	5.0	16				
V _{SD}	Diode forward voltage drop	-	-0.8	-1.5	٧	V _{GS} = 0V, I _{SD} = -100mA		
t _{rr}	Reverse recovery time	-	200	-	ns	V _{GS} = 0V, I _{SD} = -100mA		
Notes:								


Notes:

- 1. All DC parameters 100% tested at 25°C unless otherwise stated. (Pulsed test: 300µs pulse at 2% duty cycle.)
- 2. All AC parameters sample tested.


P-Channel Switching Waveforms and Test Circuit



Typical Application Circuit




Block Diagram



8-Lead SOIC (Narrow Body) Package Outline (TG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 Identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol		Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*	1.27 BSC	0.25	0.40	1.04 REF	0.25 BSC	0 °	5 °
	NOM	-	-	-	-	4.90	6.00	3.90		-	-			-	-
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			8 º	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version G090808.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

