## STF5N80K5



# N-channel 800 V, 1.50 Ω typ., 4 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD
STF5N80K5	V 008	1.75 Ω	4 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STF5N80K5	5N80K5	TO-220FP	Tube

Contents STF5N80K5

## Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12

STF5N80K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter		Unit	
Vgs	Gate-source voltage		V	
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	4	Α	
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	2.3	Α	
I <sub>D</sub> <sup>(1)</sup>	Drain current (pulsed)	16	Α	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C		W	
dv/dt (2)	Peak diode recovery voltage slope	4.5	\ //	
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns	
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; Tc= 25 °C)		٧	
Tj	Operating junction temperature range		°C	
T <sub>stg</sub>				

### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub> Thermal resistance junction-case		6.25	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Symbol Parameter		Unit
I <sub>AR</sub>	I <sub>AR</sub> Avalanche current, repetitive or not repetitive (pulse width limited by Tjmax)		Α
Eas	E <sub>AS</sub> Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)		mJ

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>I_{SD} \leq 4$  A, di/dt =100 A/ $\mu$ s; V<sub>DS</sub> peak < V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 640 V

 $<sup>^{(3)}</sup>V_{DS} \le 640 \text{ V}$ 

Electrical characteristics STF5N80K5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 800 V			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125  ^{\circ}\text{C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 2 \text{ A}$		1.50	1.75	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		1	177	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	1	15	-	pF
Crss	Reverse transfer capacitance		ı	0.3	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V 0 to 640 V V 0 V	1	33	-	pf
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	ı	12	-	pf
Rg	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> = 0 A	-	16	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 4 A	-	5	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	1.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	see Figure 15: "Test circuit for gate charge behavior"	-	2.9	-	nC

### Notes:

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test

 $<sup>^{(1)}</sup>$ Co(tr) is a constant capacitance value that gives the same charging time as Coss while Vps is rising from 0 to 80% Vpss.

 $<sup>^{(2)}</sup>$ Co<sub>(er)</sub> is a constant capacitance value that gives the same stored energy as Coss while VDs is rising from 0 to 80% VDss.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 400 V, $I_{D}$ = 2 A, $R_{G}$ = 4.7 $\Omega$	ı	12.7	1	ns
tr	Rise time	V <sub>GS</sub> = 10 V	ı	11.7	ı	ns
t <sub>d(off)</sub>	Turn-off delay time	see Figure 14: "Test circuit for resistive load switching times" and	-	23	-	ns
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform"	-	14.8	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		4	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		16	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 4 A, V <sub>GS</sub> = 0 V	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 4 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	265		ns
Qrr	Reverrse recovery charge	V <sub>DD</sub> = 60 V see Figure 16: "Test circuit for inductive load switching and diode recovery times"	-	1.59		μC
I <sub>RRM</sub>	Reverse recovery current		-	12		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 4 \text{ A}, \text{ di/dt} = 100 \text{ A/µs},$	-	386		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C see Figure 16: "Test circuit for inductive load switching and diode recovery times"	-	2.18		μC
I <sub>RRM</sub>	Reverse recovery current		-	11.3		А

#### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	I <sub>GS</sub> = ± 1mA, I <sub>D</sub> = 0 A	30	-	1	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area  $(A) \begin{tabular}{l} $I_D$ \\ Operation in this area is limited by $R_{\text{DS}(on)}$ \\ \end{tabular}$ GIPG210420161526SOA 10 t<sub>p</sub>=10 μs 10<sup>0</sup> t<sub>o</sub>=100 µs t =1 ms t<sub>p</sub>=10 ms 10 T<sub>j</sub>≤150 °C T = 25°C single pulse 10<sup>-2</sup>  $\bar{V}_{DS}(V)$ 10° 10<sup>1</sup> 10<sup>2</sup>





STF5N80K5 Electrical characteristics




Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG210420161531RON
(norm.)

2.6 V<sub>GS</sub> = 10 V

2.2

1.8


1.4


1.0


0.6

0.2

-75 -25 25 75 125 T<sub>j</sub> (°C)







Test circuits STF5N80K5

### 3 Test circuits

lest circuits




Figure 15: Test circuit for gate charge behavior

VGS | VGS

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STF5N80K5 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 TO-220FP package information

Figure 20: TO-220FP package outline




Table 10: TO-220FP package mechanical data

Di		mm			
Dim.	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
Е	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		

Revision history STF5N80K5

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
16-Oct-2015	1	First release.
06-Nov-2015	2	Updated title in cover page.
09-May-2016	3	Modified: title  Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times", Table 8: "Source-drain diode"  Added: Section 3.1: "Electrical characteristics (curves)"  Modified: Section 4: "Test circuits"  Minor text changes

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

