

2-Mbit (128 K × 16) Static RAM

Features

■ Very high speed: 45 ns

■ Temperature ranges

 $\hfill \square$ Automotive-A: –40 °C to +85 °C $\hfill \square$ Automotive-E: –40 °C to +125 °C

■ Wide voltage range: 2.20 V-3.60 V

■ Pin compatible with CY62137CV/CV25/CV30/CV33, CY62137V, and CY62137EV30

■ Ultra low standby power

Typical standby current: 1 μA (Automotive-A)

Maximum standby current: 5 μA (Automotive-A)

■ Ultra low active power

☐ Typical active current: 1.6 mA at f = 1 MHz (45 ns speed)

■ Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

■ Automatic power down when deselected

■ Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Byte power down feature


Available in 44-pin thin small outline package (TSOP) II package

Functional Description

The CY62137FV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm I\!C}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ($\overline{\rm CE}$ HIGH or both $\overline{\rm BLE}$ and $\overline{\rm BHE}$ are HIGH). The input and output pins (I/O $_0$ through I/O $_{15}$) are placed in a high impedance state in the following conditions when the device is deselected ($\overline{\rm CE}$ HIGH), the outputs are disabled ($\overline{\rm OE}$ HIGH), both the Byte High Enable and the Byte Low Enable are disabled ($\overline{\rm BHE}$, $\overline{\rm BLE}$ HIGH), or during an active write operation ($\overline{\rm CE}$ LOW and $\overline{\rm WE}$ LOW).

Write to the device by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_0$ through I/O₇) is written into the location specified on the address pins $(A_0$ through A_{16}). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_8$ through I/O₁₅) is written into the location specified on the address pins $(A_0$ through A_{16}).

Read from the device by taking Chip Enable (CE) and Output Enable (\overline{OE}) LOW, while forcing the Write Enable (WE) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins appear on I/O $_0$ to I/O $_7$. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O $_8$ to I/O $_{15}$. See the Truth Table on page 11 for a complete description of read and write modes.



Cypress Semiconductor Corporation
Document Number: 001-66190 Rev. *C

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised February 11, 2015

CY62137FV30 MoBL® Automotive



Contents

Product Portfolio	3
Pin Configuration	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	_
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	14
Document Conventions	
Units of Measure	14
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	
Technical Support	




Product Portfolio

			Power Dissipation								
Product	V _{CC} Range (V) Speed		Operating I _{CC} (mA)				Standby I _{SB2}				
Product	Range				(ns)	f = 1MHz		f = f _{max}			
		Min	Typ [1]	Max		Typ [1]	Max	Typ [1]	Max	Typ [1]	Max
CY62137FV30LL	Automotive-A	2.2 V	3.0 V	3.6 V	45	1.6	2.5	13	18	1	5
	Automotive-E	2.2 V	3.0 V	3.6 V	55	2	3	15	25	1	20

Pin Configuration

Figure 1. 44-pin TSOP II pinout [2]



Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 NC pins are not connected on the die.





Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature Supply voltage to ground potential $^{[3,\,4]}$ -0.3 V to 3.9 V DC voltage applied to outputs in High Z state [3, 4]–0.3 V to 3.9 V DC input voltage [3, 4]-0.3 V to 3.9 V

Output current into outputs (LOW)20 mA
Static discharge voltage
(MIL-STD-883, method 3015) > 2001 V
Latch up current> 200 mA

Operating Range

Device	Range	Ambient Temperature	V cc ^[5]
CY62137FV30LL	Automotive-A	–40 °C to +85 °C	
	Automotive-E	–40 °C to +125 °C	3.6 V

Electrical Characteristics

Over the Operating Range

D	December 41 aug	Test Conditions		45 ns (Automotive-A)			55 ns (Automotive-E)			11!4
Parameter	Description			Min	Typ ^[6]	Max	Min	Typ ^[6]	Max	Unit
V _{OH}	Output high voltage	$2.2 \le V_{CC} \le 2.7$	$I_{OH} = -0.1 \text{ mA}$	2.0	_	-	2.0	_	_	V
		2.7 ≤ V _{CC} ≤ 3.6	$I_{OH} = -1.0 \text{ mA}$	2.4	-	-	2.4	-	-	V
V _{OL}	Output low voltage	$2.2 \le V_{CC} \le 2.7$	I _{OL} = 0.1 mA	-	-	0.4	-	-	0.4	V
		$2.7 \le V_{CC} \le 3.6$	I _{OL} = 2.1 mA	_	_	0.4	-	-	0.4	V
V _{IH}	Input high voltage	$2.2 \le V_{CC} \le 2.7$		1.8	-	V _{CC} + 0.3	1.8	-	V _{CC} + 0.3	V
		2.7 ≤ V _{CC} ≤ 3.6		2.2	-	V _{CC} + 0.3	2.2	-	V _{CC} + 0.3	V
V _{IL}	Input low voltage	2.2 ≤ V _{CC} ≤ 2.7		-0.3	_	0.6	-0.3	_	0.6	V
		2.7 ≤ V _{CC} ≤ 3.6		-0.3	_	0.8	-0.3	_	0.8	V
I _{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	_	+1	-4	_	+4	μΑ
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_CC,$	Output disabled	-1	_	+1	-4	_	+4	μΑ
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	13	18	_	15	25	mA
	current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	1.6	2.5	_	2	3	
I _{SB1} ^[7]	Automatic power down current – CMOS inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2 $ $\overline{\text{(BHE and BLE)}} \ge V_{\text{IN}} \ge V_{\text{CC}} - 0.2 $ $\overline{\text{f}} = f_{\text{max}} \text{ (address)}$ $\overline{\text{f}} = 0 \overline{\text{(OE and WI)}}$ $\overline{\text{V}}_{\text{CC}} = V_{\text{CC}} \overline{\text{(max)}}$	2 V _{CC} - 0.2 V, $^{\prime}$, V _{IN} \leq 0.2 V, and data only),	-	1	5	-	1	20	μА
I _{SB2} ^[7]	Automatic power down current – CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2 $ $\overline{(BHE \text{ and } \overline{BLE})} \ge V_{IN} \ge V_{CC} - 0.2 $	$V_{CC} = V_{CC(max)}$ $\overline{CE} \ge V_{CC} - 0.2 \text{ V or}$ $\overline{(BHE \text{ and } \overline{BLE})} \ge V_{CC} - 0.2 \text{ V,}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V,}$ $f = 0, V_{CC} = V_{CC(max)}$		1	5	-	1	20	μА

Notes

- Notes

 3. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.

 4. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.

 5. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.

 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 7. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.

Document Number: 001-66190 Rev. *C Page 4 of 16



Capacitance


Parameter [8]	Description	scription Test Conditions				
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF		
C _{OUT}	Output capacitance		10	pF		

Thermal Resistance

Parameter [8]	Description	Test Conditions	TSOP II	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 \times 4.5 inch, two layer printed circuit board	77	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	2.5 V (2.2 V to 2.7 V)	3.0 V (2.7 V to 3.6 V)	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note

^{8.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions			Typ [9]	Max	Unit
V_{DR}	V _{CC} for data retention			1.5	_	_	V
I _{CCDR} ^[10]	Data retention current	V _{CC} = 1.5 V,	Automotive-A	-	_	4	μА
		$\overline{CE} \ge V_{CC} - 0.2 \text{ V or}$	Automotive-E	-	_	12	-
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$					
t _{CDR} ^[11]	Chip deselect to data retention time			0	_	-	ns
t _R ^[12]	Operation recovery time		CY62137FV30LL-45	45	-	-	ns
			CY62137FV30LL-55	55			

Data Retention Waveform

Figure 3. Data Retention Waveform [13]



- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C

 10. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.

 11. Tested initially and after any design or process changes that may affect these parameters.

 12. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

 13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.

Document Number: 001-66190 Rev. *C



Switching Characteristics

[14 15]		45 ns (Aut	omotive-A)	55 ns (Aut	11!4	
Parameter [14, 15]	Description	Min	Max	Min	Max	Unit
Read Cycle		•				
t _{RC}	Read cycle time	45	_	55	_	ns
t _{AA}	Address to data valid	_	45	_	55	ns
t _{OHA}	Data hold from address change	10	_	10	-	ns
t _{ACE}	CE LOW to data valid	_	45	_	55	ns
t _{DOE}	OE LOW to data valid	_	22	_	25	ns
t _{LZOE}	OE LOW to low Z [16]	5	_	5	_	ns
t _{HZOE}	OE HIGH to high Z [16, 17]	_	18	_	20	ns
t _{LZCE}	CE LOW to low Z [16]	10	_	10	_	ns
t _{HZCE}	CE HIGH to high Z [16, 17]	_	18	_	20	ns
t _{PU}	CE LOW to power-up	0	_	0	-	ns
t _{PD}	CE HIGH to power-down	_	45	_	55	ns
t _{DBE}	BLE/BHE LOW to data valid	_	45	_	55	ns
t _{LZBE}	BLE/BHE LOW to low Z [16, 18]	5	_	10	_	ns
t _{HZBE}	BLE/BHE HIGH to high Z [16, 17]	_	18	_	20	ns
Write Cycle [19, 20]					
t _{WC}	Write cycle time	45	_	55	_	ns
t _{SCE}	CE LOW to write end	35	_	40	_	ns
t _{AW}	Address setup to write end	35	_	40	-	ns
t _{HA}	Address hold from write end	0	_	0	-	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35	_	40	-	ns
t _{BW}	BLE/BHE LOW to write end	35	_	40	_	ns
t _{SD}	Data setup to write end	25	_	25	_	ns
t _{HD}	Data hold from write end	0		0	_	ns
t _{HZWE}	WE LOW to high Z [16, 17]	_	18	_	20	ns
t _{LZWE}	WE HIGH to low Z [16]	10		10	_	ns

Notes

Document Number: 001-66190 Rev. *C

 ^{14.} Test conditions for all parameters, other than tristate parameters, assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified l_{OL} /I_{OH} as shown in Figure 2 on page 5.
 15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.

 ^{15.} AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.
 16. At any temperature and voltage condition, t_{HZCE} is less than t_{LZDE}, t_{HZBE}, t_{HZOE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any device.
 17. t_{HZOE}, t_{HZDE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
 18. If both byte enables are toggled together, this value is 10 ns.
 19. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals are ACTIVE to initiate a write and any of these signals terminate a write by going INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write.
 20. The minimum write cycle pulse width required for the Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t_{SD} and t_{HZWE}.



Switching Waveforms

Figure 4. Read Cycle 1: Address Transition Controlled [21, 22]





Figure 5. Read Cycle 2: OE Controlled [22, 23]



Notes

- 21. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} and/or $\overline{BLE} = V_{|L}$. 22. \overline{WE} is HIGH for read cycle. 23. Address valid before or similar to \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle 1: WE Controlled [24, 25, 26]





Figure 7. Write Cycle 2: CE Controlled [24, 25, 26]



- 24. The internal write time of the memory is defined by the overlap of WE, $\overline{CE} = V_{|L}$, \overline{BHE} and/or $\overline{BLE} = V_{|L}$. All signals are ACTIVE to initiate a write and any of these signals terminate a write by \underline{going} INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write.

 25. \underline{Data} I/O is high impedance if $\overline{OE} = V_{|L}$.

 26. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{|H}$, the output remains in a high impedance state.

 27. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle 3: WE Controlled, OE LOW [28, 29]





Figure 9. Write Cycle 4: BHE/BLE Controlled, OE LOW [28]



^{28.} If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 29. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} .

^{30.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE	WE	OE	BHE	BLE	Inputs or Outputs	Mode	Power
Н	Х	Х	X [31]	X [31]	High Z	Deselect or power-down	Standby (I _{SB})
X [31]	Х	Х	Н	Н	High Z	Deselect or power-down	Standby (I _{SB})
L	Н	L	L	L	Data out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Τ	Ι	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Χ	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	X	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	X	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})

Document Number: 001-66190 Rev. *C Page 11 of 16

Note
31. The 'X' (Don't care) state for the Chip enable (\overline{CE}) and Byte enables (\overline{BHE} and \overline{BLE}) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62137FV30LL-45ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A
55	CY62137FV30LL-55ZSXE			Automotive-E

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions




Document Number: 001-66190 Rev. *C Page 12 of 16



Package Diagrams

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	O Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP Thin Small Outline Package				
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microampere	
μs	microsecond	
mA	milliampere	
ns	nanosecond	
Ω	ohm	
pF	picofarad	
V	volt	
W	watt	



Document History Page

	Document Title: CY62137FV30 MoBL [®] Automotive, 2-Mbit (128 K × 16) Static RAM Document Number: 001-66190					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	3124003	01/12/2011	RAME	Created new Automotive datasheet from document number 001-07141 Rev. *H		
*A	3503362	01/20/2012	TAVA	Updated Functional Description. Updated Package Diagrams. Updated to new template.		
*B	4250476	01/17/2014	VINI	Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.		
*C	4658311	02/11/2015	VINI	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply voltage to ground potential". Referred Note 3 in "DC input voltage". Updated AC Test Loads and Waveforms: Updated Figure 2. Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 29 and referred the same note in Figure 8. Completing Sunset Review.		

Document Number: 001-66190 Rev. *C Page 15 of 16



CY62137FV30 MoBL® Automotive

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-66190 Rev. *C