

# Automotive USB 2.0 Hub and Flash Media Card Controller Combo

## Highlights

- AEC-Q100 compliance
  - Microchip's parts are tested to meet or exceed the requirements of the AEC-Q100 automotive qualification standards
- PortMap
  - Flexible port mapping and port disable sequencing supports multiple platform designs
- PortSwap
  - Programmable USB differential-pair pin locations ease PCB design by aligning USB signal traces directly to connectors
- PHYBoost
  - Programmable USB transceiver drive strength for recovering signal integrity due to compromised system environment

# **Target Applications**

- · Automotive integrated head unit
- Automotive breakout box
- · Automotive media player dock
- Automotive consumer connectivity ports
- · Portable device charging via USB
- Rear seat infotainment access

# Key Benefits

- Single-chip compound device: USB 2.0 hub controller with two hi-speed downstream ports and a flash media controller
- Hub and flash media reader/writer configuration from a single source:
  - Configuration of internal code using an external I<sup>2</sup>C EEPROM or SPI Flash
  - Execution of external code from SPI Flash
  - Support of custom vendor, product, and language IDs when using an external EEPROM
- Full power management with individual or ganged power control of each downstream port
- Transaction Translator (TT) in the hub supports operation of FS and LS peripherals
- Single 24 MHz crystal support
- Integrated regulator for 1.8 V core operation
- External regulator mode for 1.8 V core operation
- RoHS compliant packages
  - 48-pin (7x7 mm<sup>2</sup>) VQFN
- Temperature ranges:
  - 48VQFN: -40 °C to +85 °C

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# **Table of Contents**

1.0 Introduction	4
2.0 Pin Configuration	6
3.0 Pin Table	7
4.0 Logical Structure and Block Diagram	8
5.0 Pin Descriptions	D
6.0 Pin Reset States	9
7.0 Configuration Options       2         8.0 DC Parameters       4         9.0 AC Specifications       5	1
8.0 DC Parameters	5
9.0 AC Specifications	D
10.0 Package Information	2
Appendix A: Data Sheet Revision History	6
Appendix B: Acronyms	D
Appendix B: Acronyms	1
The Microchip Web Site	2
Customer Change Notification Service	2
Customer Support	
Product Identification System	

# 1.0 INTRODUCTION

Microchip's USB82640 is designed, fabricated, tested, characterized and qualified for automotive applications.

The USB82640 is a USB 2.0 compliant, hi-speed hub and card reader combo solution. This fully-integrated, single chip solution provides USB expansion and flash media reader/writer integration. The Microchip USB82640 provides an ultra fast interface between a USB host and today's popular flash media formats. The controller allows read/write capability to flash media including the following:

- Secure Digital<sup>TM</sup> (SD)
- SD High Capacity<sup>TM</sup> (SDHC)
- MultiMediaCard<sup>TM</sup> (MMC)
- Memory Stick<sup>®</sup> (MS)
- MS PRO<sup>TM</sup>
- MS PRO-HG<sup>TM</sup>

The USB82640 offers a versatile, cost-effective and energy-efficient hub controller with 2 downstream USB 2.0 ports and a Secure Digital/Memory Stick flash media interface. The dedicated flash media reader is internally attached to a 3rd downstream port of the hub as a USB compound device. The flash media interface can support sustained transfer rates exceeding 35 MB/s if the media and host support those rates.

The USB82640 will attach to an upstream port as either a full-speed or full-/hi-speed hub. The hub supports low-speed, full-speed, and hi-speed (if operating as a full-/hi-speed hub) downstream devices on all of the enabled downstream ports.

All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors on D+ and D- pins and all required pull-down and pull-up resistors. The over-current sense inputs for the downstream facing ports have internal pull-up resistors.

**AEC-Q100 compliance:** The USB82640 is specifically tailored for use in automotive applications requiring automotive grade robustness starting with the comprehension of proprietary design for reliability techniques within the silicon IC itself as well as for the package design.

- Automotive qualified technologies and processes are used to fabricate the products with enhanced monitors to continuously drive improvements in accordance with Microchip's zero-dpm methodology.
- Product qualification is focused on customer expectations and exceeds many of the automotive reliability standards including AEC-Q100.
- Microchip automotive services are provided during the life of the product from a dedicated organization of operations, quality, and product support personnel specialized in meeting the requirements of the automotive customer.

The USB82640 includes programmable features such as:


**PortMap** which provides flexible port mapping and disable sequences. The downstream ports of a USB82640 hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB82640 automatically reorders the remaining ports to match the USB host controller's port numbering scheme.


**PortSwap** which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors avoiding uneven trace length or crossing of the USB differential signals on the PCB.

**PHYBoost** which enables four programmable levels of USB signal drive strength in downstream port transceivers. PHYBoost attempts to restore USB signal integrity. The boost graphic shows an example of hi-speed USB eye diagrams before (PHY-Boost at 0%) and after (PHYBoost at 12%) signal integrity restoration in a compromised system environment.



**USB** Port Virtualization





### **1.1 Device Features**

#### 1.1.1 HARDWARE FEATURES

- · Single-chip hub and flash media controller
- USB82640 supports the temperature range of -40 °C to +85 °C
- Transaction Translator (TT) in the hub supports operation of FS and LS peripherals
- · Full power management with individual or ganged power control of each downstream port
- · Optional support for external firmware access via SPI interface
- · Code execution via SPI ROM which must meet the following qualifications:
- 30 MHz or 60 MHz operation support
- Single bit or dual bit mode support
- Mode 0 or mode 3 SPI support

Compliance with the following flash media card specifications:


- Secure Digital 2.0/MultiMediaCard 4.2
- SD 2.0, SD-HS, SD-HC
- TransFlash<sup>TM</sup> and reduced form factor media
- 1/4/8 bit MMC 4.2
- Supports storage addressability of up to 2 TB
- Memory Stick 1.43
- Memory Stick Pro Format 1.02
- Memory Stick Pro-HG Duo Format 1.01
  - Memory Stick, MS Duo, MS-HS, MS Pro-HG, MS Pro
- MS Duo 1.10
- Supports internal regulator for 1.8 V core operation
- Supports external regulator for 1.8 V core operation


#### 1.1.2 CONFIGURABLE FEATURES

Default configuration is implemented in the USB82640 following a reset. The USB82640 may also be configured by an external I<sup>2</sup>C EEPROM or external SPI ROM flash where the following features are supported.

- · Customizable vendor ID, product ID, and device ID
- 12-hex digits maximum for the serial number string
- · 29-character manufacturer ID and product strings for flash media reader/writer
- · Compound device support on a port-by-port basis
  - a port is permanently hardwired to a downstream USB peripheral device
- Select over-current sensing and port power control on an individual or ganged (all ports together) basis to match the OEM's choice of circuit board component selection
- · Port power control and over-current detection/delay features
- · Configure the delay time for filtering the over-current sense inputs
- Configure the delay time for turning on downstream port power
- · Bus- or self-powered selection
- · Hub port disable of non-removable configurations
- · Flexible port mapping and disable sequencing supports multiple platform designs
- Programmable USB differential-pair pin location selection eases PCB layout by aligning USB signal lines directly to connectors
- Programmable USB signal drive strength improves USB signal integrity using 4 levels of signal drive strength
- · Indicate the maximum current that the 2-port hub consumes from the USB upstream port
- · Manage the maximum current required for the hub controller

# 2.0 PIN CONFIGURATION





## 3.0 PIN TABLE

	Secure Digital/Memory	Stick Interface (13 Pins)	
SD_D7/ MS_D6	SD_D6/ MS_D7	SD_D5/ MS_D1	SD_D4/ MS_D2
SD_D3/ MS_D3	SD_D2/	SD_D1/ MS_D5	SD_D0/ MS_D4
SD_CLK/ MS_BS	SD_CMD/ MS_D0	SD_nCD	MS_INS
SD_WP/ MS_SCLK			
	USB 2.0 Inter	face (10 Pins)	
USBUP_DP	USBUP_DM	XTAL1 (CLKIN)	XTAL2
RBIAS	(3) VDDA33	VDD18PLL	REG_EN
	2-Port USB In	terface (7 Pins)	
USBDN_DP2	USBDN_DM2	PRTCTL2	PRTCTL3
USBDN_DP3	USBDN_DM3	VBUS_DET	-
	SPI Interfa	ace (4 Pins)	
SPI_CE_N	SPI_CLK/ SCL	SPI_DO/ SDA/ SPI_SPD_SEL	SPI_DI
	Misc (	(8 Pins)	
RESET_N	TEST0	TEST1	TEST2
GPO1/ LED/ TXD	RXD	CRD_PWR	NC
	Power	(6 Pins)	
(4) VDD33	VDD33	VDD18	-
	Tot	al 48	

## TABLE 3-1: USB82640 48-PIN TABLE (GROUPED BY FUNCTION)

# 4.0 LOGICAL STRUCTURE AND BLOCK DIAGRAM

The USB82640 consists of two USB devices:

- a hub and
- · a card reader


The hub is a three-port HS USB hub, with port1 internally connected to the card reader by default, and ports 2 and 3 can be made user-accessible, or disabled by hub configuration. The chip reports itself as a USB Compound device. Having two different devices compounded, the chip has two different sets of descriptors as appropriate per the corresponding device classes (Refer to the *Universal Serial Bus Mass Storage Class Specification Overview* [2]).

The logical structure of the USB82640 is shown in Figure 4-1.

Upstream Port 3.3 V USB82640 3.3 V Grad Based Scards 3.3 V Grad Based Scards 2 Downstream Ports

FIGURE 4-1: USB82640 LOGICAL STRUCTURE

More details about the USB82640 are presented in the block diagram in Figure 4-2 USB82640 Block Diagram on page 9.



# 5.0 PIN DESCRIPTIONS

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface. The pin descriptions below are applied when using the internal default firmware and can be referenced in Chapter 7.0, Configuration Options on page 21. The acronyms used in this chapter can be referenced in Appendix B:, "Acronyms," on page 60.

An *N* at the end of a signal name indicates that the active (asserted) state occurs when the signal is at a low voltage level. When the *N* is not present, the signal is asserted when it is at a high voltage level. The terms assertion and negation are used exclusively in order to avoid confusion when working with a mixture of active low and active high signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

## 5.1 USB82640 Pin Description

Symbol	48-Pin VQFN	Buffer Type	Description	If Pins not Used Connection
		Secure D	igital Interface	
SD_D[7:0]	17 18 19 20 23 30 32 33	I/O12PU	Secure Digital Data 7-0 These are the bi-directional data signals SD_D0 - SD_D7. Note: The pull-up resistance is a current source that is limited to VDD.	Leave open
SD_CLK	21	012	Secure Digital Clock This is an output clock signal to SD/MMC device.	Leave open
SD_CMD	24	I/O12PU	Secure Digital Command This is a bi-directional signal that connects to the CMD signal of the SD/MMC device.	Leave open
SD_nCD	14	I/O12PU	Secure Digital Card Detect	Leave open
SD_WP	13		Secure Digital Write Protected	Leave open
		Memory	Stick Interface	
MS_BS	21	O12	Memory Stick Bus State This pin is connected to the bus state pin of the MS device. It is used to control the bus states 0, 1, 2, and 3 (BS0, BS1, and BS3) of the MS device.	
MS_INS	31	I/O12	Memory Stick Card Insertion	
MS_SCLK	13	O12	Memory Stick System Clock This pin is an output clock signal to the MS device.	

#### TABLE 5-1: USB82640 PIN DESCRIPTIONS

TABLE 5-1:	USB82640 PIN DESCRIPTIONS (CONTINUED)
------------	---------------------------------------

Symbol	48-Pin VQFN	Buffer Type	Description	If Pins not Used Connection
MS_D[7:0]	20 19 17 18 32 30 23 24	I/O12PD	MS System Data In/Out These pins are the bi-directional data signals for the MS device. In serial mode, the most signifi- cant bit (MSB) of each byte is transmitted first by either MSC or MS device on MS_D0. MS_D0, MS_D2, and MS_D3 have weak pull- down resistors. MS_D1 has a pull down resistor if in parallel mode, otherwise it is disabled. In 4- or 8-bit parallel modes, there is a weak pull- down resistor on all MS_D7 - MS_D0 signals.	
		USB	Interface	
USBUP_DM USBUP_DP	43 42	I/O-U	USB Bus Data These pins connect to the upstream USB bus data signals (host port or upstream hub). USBUP_DM and USBUP_DP can be swapped using the PortSwap feature.	Leave open
USBDN_DM [3:2] USBDN_DP [3:2]	3 1 4 2	I/O-U	USB Bus Data These pins connect to the downstream USB bus data signals and can be swapped using the PortSwap feature.	Leave open
PRTCTL[3:2]	7 6	I/OD12PU	USB Power Enable As an output, these pins enables power down- stream USB peripheral devices. See Section 5.3, "Port Power Control" for diagram and usage instructions. As an input, when the power is enabled, these pins monitor the over-current condition. When an over-current condition is detected, these pins turn the power off.	Leave open
VBUS_DET	39	I	Detect Upstream VBUS Power The Microchip hub monitors <b>VBUS_DET</b> to determine when to assert the internal D+ pull-up resistor (signaling a connect event). When designing a detachable hub, connect this pin to the VBUS power pin of the USB port that is upstream of the hub. For self-powered applications with a perma- nently attached host, this pin should be pulled up, typically to VDD33. VBUS is a 3.3 V input. A resistor divider must be used when connecting to 5 V of USB power.	Pull up. Note: Pull down will disable entire USB82640 chip.
RBIAS	47	I-R	USB Transceiver Bias A 12.0 k $\Omega$ , ±1.0% resistor is attached from VSS to this pin in order to set the transceiver's inter- nal bias currents.	N/A
XTAL1 (CLKIN)	45	ICLKx	24 MHz Crystal Input/External Clock Input This pin can be connected to one terminal of the crystal or it can be connected to an external 24 MHz clock when a crystal is not used.	N/A

© 2009-2018 Microchip Technology Inc.

# TABLE 5-1: USB82640 PIN DESCRIPTIONS (CONTINUED)

Symbol	48-Pin VQFN	Buffer Type	Description	If Pins not Used Connection
XTAL2	44	OCLKx	24 MHz Crystal Output This is the other terminal of the crystal, or a no connect pin, when an external clock source is used to drive <b>XTAL1</b> (CLKIN).	N/A Note: Leave it open, when an exter- nal clock source is used to drive XTAL1 (CLKIN).
VDD18PLL	46	-	1.8 V PLL Power Bypass This pin is the 1.8 V power bypass for the PLL. This pin requires an external bypass capacitor of 1.0 $\mu$ F. If <b>REG_EN</b> is low, this pin serves as a power supply (1.8 V) for the device.	
VDDA33	5 41 48	-	<ul> <li>3.3 V Analog Power</li> <li>Pin 48 requires an external bypass capacitor of 4.7 μF.</li> </ul>	
		SPI	Interface	
SPI_CE_N	8	O12	SPI Chip Enable This is the active low chip enable output. If the SPI interface is enabled, drive this pin high in power down states.	Leave open
SPI_CLK/	9	I/O12	SPI Clock This is the SPI clock out to the serial ROM. See Section 5.4, "ROM BOOT Sequence" for dia- gram and usage instructions. During reset, this pin is driven low.	Leave open
SCL			When configured, this is the I <sup>2</sup> C EEPROM clock pin.	Leave open

TABLE 5-1:	USB82640 PIN DESCRIPTIONS (CONTINUED)
------------	---------------------------------------

Symbol	48-Pin VQFN	Buffer Type	Description	If Pins not Used Connection
SPI_DO/	10	I/O12	SPI Data Out This is the data out for the SPI port. See Section 5.4, "ROM BOOT Sequence" for diagram and usage instructions.	Leave open
SDA			This pin is the data pin when the device is con- nected to the optional I <sup>2</sup> C EEPROM.	Leave open
SPI_SPD_SEL			This pin is used to pick the speed of the SPI interface. During <b>RESET_N</b> assertion, this pin will be tri-stated with the weak pull-down resistor enabled. When <b>RESET_N</b> is negated, the value on the pin will be internally latched, and the pin will revert to <b>SPI_DO</b> functionality. Additionally, the internal pull-down will be disabled. 0 : 30 MHz (deprecated and might be removed in future versions) 1 : 60 MHz If the latched value is 1, then the pin is tri-stated when the chip is in the suspend state. If the latched value is 0, then the pin is driven low during a suspend state.	Leave open
SPI_DI	11	I/O12PD	SPI Data In This is the data in to the controller from the SPI ROM. This pin has a weak internal pull-down applied at all times to prevent floating.	Leave open
			Misc	
GPO1/	37	I/O12	This general purpose pin is set to be used as an output.	Leave open
LED/			GPO1 can be used as an LED output	
TXD			This signal can be used as input to the TxD of UART in the device. Custom firmware is required to activate this alternate function.	
RXD	36	I/O12	This signal can be used as input to the RXD of UART in the device. Custom firmware is required to activate this alternate function.	Leave open
CRD_PWR	35	I/O200	Card power drive: 3.3 V (200 mA) This pin powers the multiplexed flash media interface (slot) for the SD/MMC interface. Bits 0, 1, 2, and 3 control FET 2 of Register A5h. See Section 7.3.2.11, "A4h-A5h: LUN 0 Power Configuration," on page 28 for more information.	Leave open

# TABLE 5-1: USB82640 PIN DESCRIPTIONS (CONTINUED)

Symbol	48-Pin VQFN	Buffer Type	Description	If Pins not Used Connection
REG_EN	22	IPU	Regulator Enable This pin is internally pulled up to enable the internal 1.8 V regulators. In order to disable the regulators, this pin will need to be externally connected to ground. When the internal regulator is enabled, the 1.8 V power pins must be left unconnected, except for the required bypass capacitors.	N/A
RESET_N	38	I	RESET input This active low signal is used by the system to reset the chip. The active low pulse should be at least 1 µs wide.	N/A
TEST[2:0]	28 27 40	IPD	TEST Input Tie these test pins to ground for normal opera- tion.	Connect to ground.
		Digital/P	ower/Ground	
VDD18	15	-	1.8 V Digital Core Power Bypass This pin requires an external bypass capacitor of 1.0 $\mu$ F. If <b>REG_EN</b> is low, this pin serves as a power supply (1.8 V) for the device.	
VDD33	12 16 25 34	-	3.3 V Power and Regulator Input Pin 16 requires an external bypass capacitor of 4.7 μF minimum.	
VDD33 (OTP)	26	-	3.3 V Power	
VSS	ePad	-	Ground Pad The ground pad is the only VSS for the device and must be tied to ground with multiple vias.	
NC(2)	29 36	-	No Connects No trace or signal should be routed/attached to these pins.	Leave open

# 5.2 Buffer Type Descriptions

Buffer	Description
1	Input
IPU	Input with weak internal pull-up
I/O12	Input/output buffer with 12 mA sink and 12 mA source
I/O200	Input/output buffer 12 mA with FET disabled, 100/200 mA source only when the FET is enabled
I/O12PD	Input/output buffer with 12 mA sink and 12 mA source, with an internal weak pull-down resistor
I/O12PU	Open drain, 12 mA sink with pull-up. Input with Schmitt trigger
I/OD12PU	Input/open drain output buffer with a 12 mA sink
012	Output buffer with a 12 mA sink and a 12 mA source
ICLKx	XTAL clock input
OCLKx	XTAL clock output
I/O-U	Analog input/output defined in USB Specification [1]
I-R	RBIAS

## TABLE 5-2:USB82640 BUFFER TYPE DESCRIPTIONS

## 5.3 Port Power Control

# 5.3.1 PORT POWER CONTROL USING USB POWER SWITCH

The USB82640 has a single port power control and over-current sense signal for each downstream port. When disabling port power, the driver will actively drive a 0. To avoid unnecessary power dissipation, the internal pull-up resistor will be disabled at that time. When port power is enabled, the output driver is disabled, and the pull-up resistor is enabled creating an open drain output.

If there is an over-current situation, the USB Power Switch will assert the open drain OCS signal. The Schmitt trigger input will detect this event as a low. The open drain output does not interfere. The over-current sense filter handles the transient conditions, such as low voltage, while the device is powering up.





FIGURE 5-1: PORT POWER CONTROL WITH USB POWER SWITCH

#### 5.3.2 PORT POWER CONTROL USING A POLY FUSE


When using the USB82640 with a poly fuse, an external diode must be used (see Figure 5-2). When disabling port power, the USB82640 driver will drive a 0. This procedure will have no effect since the external diode will isolate the pin from the load. When port power is enabled, the USB82640 output driver is disabled, and the pull-up resistor is enabled which creates an open drain output. This means that the pull-up resistor is providing 3.3 volts to the anode of the diode. If there is an over-current situation, the poly fuse will open. This will cause the cathode of the diode to go to zero volts. The anode of the diode will be at 0.7 volts, and the Schmitt trigger input will register this as a low resulting in an over-current detection. The open drain output does not interfere.





When using a single poly fuse to power all devices, note that for the ganged situation, all power control pins must be tied together.

#### FIGURE 5-3: PORT POWER CONTROL WITH GANGED CONTROL WITH POLY FUSE



© 2009-2018 Microchip Technology Inc.


## 5.4 ROM BOOT Sequence

After power-on reset, the internal firmware checks for an external SPI flash device that contains a valid signature of 2DFU (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and code execution begins at address 0x0000 in the external SPI device. Otherwise, code execution continues from the internal ROM.

If there is no SPI ROM detected, the internal firmware then checks for the presence of an  $I^2C$  ROM. The firmware looks for the signature ata2 at the offset of FCh-FFh and ecf1 at the offset of 17Ch-17Fh in the  $I^2C$  ROM. The firmware reads in the  $I^2C$  ROM to configure the hardware and software internally. See Section 7.3.2, "EEPROM Data Descriptor," on page 22 for configuration options details.


The SPI ROM required for the USB82640 is a recommended minimum of 1 Mbit and support 60 MHz. The frequency used is set using the SPI\_SPD\_SEL. For 60 MHz operation, this pin must pulled up through a 100 k $\Omega$  resistor. SPI\_SP-D\_SEL is used to choose the speed of the SPI interface. During RESET\_N assertion, this pin will be tri-stated with the weak pull-down resistor enabled. When RESET\_N is negated, the value on the pin will be internally latched, and the pin will revert to SPI\_DO functionality, and the internal pull-down is disabled.

The firmware can determine the speed of operation on the SPI port by checking the **SPI\_SPEED** in the SPI\_CTL Register (0x2400 - RESET = 0x02). Both 1- and 2-bit SPI operation is supported. For optimum throughput, a 2-bit SPI ROM is recommended. Both mode 0 and mode 3 SPI ROMS are also supported.



#### FIGURE 5-4: SPI ROM CONNECTION

## FIGURE 5-5: I<sup>2</sup>C CONNECTION



# 6.0 PIN RESET STATES

#### TABLE 6-1: LEGEND FOR PIN RESET STATES

Symbol	Description
0	Output driven low
1	Output driven high
IP	Input enabled
PU	Hardware enables pull-up
PD	Hardware enables pull-down
none	Hardware disables pad
-	Hardware disables function
Z	Hardware disables pad. Both output driver and input buffers are disabled.

## 6.1 Pin Reset States

#### TABLE 6-2: USB82640 RESET STATES

		Reset	State	
Pin	Pin Name	Function	Input/ Output	PU/ PD
1	USBDN_DM2	USBDN_DM2	IP	PD
2	USBDN_DP2	USBDN_DP2	IP	PD
3	USBDN_DM3	USBDN_DM3	IP	PD
4	USBDN_DP3	USBDN_DP3	IP	PD
6	PRTCTL2	PRTCTL	0	-
7	PRTCTL3	PRTCTL	0	-
8	SPI_CE_N	SPI_CE_N	1	-
9	SPI_CLK/SCL	GPIO	0	-
10	SPI_DO/SDA/SPI_SPD_SEL	GPIO	0	-
11	SPI_DI	SPI_DI	IP	PD
13	SD_WP/MS_SCLK	GPIO	0	-
14	SD_nCD	GPIO	IP	PU
17	SD_D1/MS_D5	none	Z	-
18	SD_D0/MS_D4	none	Z	-

© 2009-2018 Microchip Technology Inc.

# TABLE 6-2: USB82640 RESET STATES (CONTINUED)

		Reset State		
Pin	Pin Name	Function	Input/ Output	PU/ PD
19	SD_D7/MS_D6	none	Z	-
20	SD_D6/MS_D7	none	Z	-
21	SD_CLK/MS_BS	none	Z	-
22	REG_EN	none	IP	PU
23	SD_D5/MS_D1	none	Z	-
24	SD_CMD/MS_D0	none	Z	-
27	TEST1	none	Z	-
28	TEST2	none	Z	-
29	NC	GPIO	IP	PU
30	SD_D4/MS_D2	none	Z	-
31	MS_INS	GPIO	IP	PU
32	SD_D3/MS_D3	none	Z	-
33	SD_D2	none	Z	-
35	CRD_PWR	GPIO	Z	-
36	RXD	GPIO	0	-
37	GPIO1/LED/TXD	GPIO	0	-
38	RESET_N	RESET_N	IP	-
39	VBUS_DET	VBUS_DET	IP	-
40	TESTO	TEST	IP	PD
42	USBUP_DP	USBUP_DP	Z	-
43	USBUP_DM	USBUP_DM	Z	-

# 7.0 CONFIGURATION OPTIONS

## 7.1 Hub

Microchip's USB 2.0 hub is fully compliant with the *Universal Serial Bus 2.0 Specification* [1]. See Chapter 11 (Hub Specification) for general details regarding hub operation and functionality.

The hub provides 1 Transaction Translator (TT) that is shared by both downstream ports defined as a single-TT configuration. The TT contains 4 non-periodic buffers.

#### 7.1.1 HUB CONFIGURATION OPTIONS

The Microchip hub supports a large number of features (some are mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. There are two principal ways to configure the hub:

- internal default settings
- use settings stored on an external EEPROM or SPI Flash device

#### 7.1.1.1 Power Switching Polarity

The hub will only support active high power controllers.

#### 7.1.2 VBUS DETECT

According to Section 7.2.1 of the USB 2.0 Specification [1], a downstream port can never provide power to its D+ or Dpull-up resistors unless the upstream port's VBUS is in the asserted (powered) state. The VBUS\_DET pin on the hub monitors the state of the upstream VBUS signal and will not pull-up the D+ resistor if VBUS is not active. If VBUS goes from an active to an inactive state (not powered), the hub will remove power from the D+ pull-up resistor within 10 seconds.

## 7.2 Card Reader

The Microchip USB82640 is fully compliant with the following flash media card reader specifications:

- Secure Digital 2.0/MultiMediaCard Specification 4.2
  - SDSC, SDHC
  - TransFlash  $^{\mbox{TM}}$  and reduced form factor media
  - 1/4/8 bit MMC 4.2
  - Supports storage addressability of up to 2 TB
- Memory Stick Specification 1.43
- Memory Stick PRO Format Specification 1.02
- Memory Stick PRO-HG Duo Format Specification 1.01
  - Memory Stick, MS Duo, HS-MS, MS Pro-HG, MS Pro

#### 7.3 System Configurations

#### 7.3.1 EEPROM/SPI INTERFACE

The USB82640 can be configured via a 2-wire ( $I^2C$ ) EEPROM (512x8) or an external SPI flash device containing the firmware for the USB82640. If an external configuration device (NVSTORE) does not exist, the internal default values will be used. If one of the external devices is used for configuration, the OEM can update the values through the USB interface.

The USBDM tool set is available in the Hub Card reader combo software release package.

#### 7.3.2 EEPROM DATA DESCRIPTOR

#### TABLE 7-1: INTERNAL FLASH MEDIA CONTROLLER CONFIGURATIONS

Address	Register Name	Description	Internal Default Value
00h-19h	USB_SER_NUM	USB Serial Number	000008264001 (Unicode)
1Ah-1Bh	USB_VID	USB Card Reader Vendor ID	0424
1Ch-1Dh	USB_PID	USB Card Reader Product ID	4040
1Eh-21h	USB_LANG_ID	USB Language Identifier	0409 (see Note 1)
22h-5Dh	USB_MFR_STR	USB Manufacturer String	Generic (Unicode)
5Eh-99h	USB_PRD_STR	USB Product String	Ultra Fast Media Reader (Unicode)
9Ah	USB_BM_ATT	USB BmAttribute	80h
9Bh	USB_MAX_PWR	USB Max Power	30h (96 mA)
9Ch	ATT_LB	Attribute Lo byte	40h (Reverse SD_WP only)
9Dh	ATT_HLB	Attribute Hi Lo byte	80h
9Eh	ATT_LHB	Attribute Lo Hi byte	00h
9Fh	ATT_HB	Attribute Hi byte	00h
A0h-A3h	rsvd		
A4h	LUN_PWR_LB	LUN Power Lo byte	00h
A5h	LUN_PWR_HB	LUN Power Hi byte	0Ah
A6h-A7h	rsvd		
A8h	LED_BLK_INT	LED Blink Interval	02h
A9h	LED_BLK_DUR	LED Blink After Access	28h
AAh-B0h	rsvd		
B1h-B7h	DEV1_ID_STR	Device 1 Identifier String	MS
B8h-BEh	rsvd		
BFh-C5h	DEV3_ID_STR	Device 3 Identifier String	SD/MMC
C6h-CDh	INQ_VEN_STR	Inquiry Vendor String	Generic
CEh-D2h	INQ_PRD_STR	48VQFN Inquiry Product String	82640
D3h	DYN_NUM_LUN	Dynamic Number of LUNs	01h
D4h-D7h	LUN_DEV_MAP	LUN to Device Mapping	FFh, 00h, 00h, 00h

## TABLE 7-1: INTERNAL FLASH MEDIA CONTROLLER CONFIGURATIONS (CONTINUED)

Address	Register Name	Description	Internal Default Value
D8h-DAh	MS_BUS_TIMING	MS Bus Timing Control	00h, 06h, 0Dh (Note 2)
DBh-DDh	SD_MMC_BUS_TIMING	SD/MMC Bus Timing Control	59h, 56h, 97h (Note 2)
		Controller Configurations," on p f the register values DEh-17Fh	
		ntroller Extended Configura nabled by setting bit 7 of bmAt	
100h-106h	CLUN0_ID_STR	LUN 0 Identifier String	COMBO
107h-10Dh	CLUN1_ID_STR	LUN 1 Identifier String	СОМВО
10Eh-114h	CLUN2_ID_STR	LUN 2 Identifier String	COMBO
115h-11Bh	CLUN3_ID_STR	LUN 3 Identifier String	COMBO
11Ch-122h	CLUN4_ID_STR	LUN 4 Identifier String	COMBO
123h-129h	rsvd	Reserved for USB82640	
12Ah-145h	rsvd		
146h	DYN_NUM_EXT_LUN	48VQFN Dynamic Num- ber of Extended LUNs	00h
147h-14Bh	LUN_DEV_MAP	48VQFN LUN to Device Mapping	FFh, FFh, FFh, FFh, FFh
14Ch-17Bh	rsvd		
17Ch-17Fh	NVSTORE_SIG2	Non-Volatile Storage Signature	ecfl
			I

Note that the following applies to the system values and descriptions:

• rsvd = reserved for internal use; do not write to these registers

1: Refer to the USB 2.0 Specification [1] for other language codes.

2: This register value must not be changed from the default value.

## TABLE 7-2: HUB CONTROLLER CONFIGURATIONS

Address	Register Name	Description	Internal Default Value
DEh	VID_LSB	Vendor ID Least Significant Byte	24h
DFh	VID_MSB	Vendor ID Most Significant Byte	04h
E0h	PID_LSB	48VQFN Product ID Least Significant Byte	40h
E1h	PID_MSB	Product ID Most Significant Byte	26h
E2h	DID_LSB	Device ID Least Significant Byte	A1h
E3h	DID_MSB	Device ID Most Significant Byte	08h
E4h	CFG_DAT_BYT1	Configuration Data Byte 1	8Bh
E5h	CFG_DAT_BYT2	Configuration Data Byte 2	28h
E6h	CFG_DAT_BYT3	Configuration Data Byte 3	00h
E7h	NR_DEVICE	Non-Removable Devices	02h
E8h	PORT_DIS_SP	Port Disable (Self)	00h
E9h	PORT_DIS_BP	Port Disable (Bus)	00h
EAh	MAX_PWR_SP	Max Power (Self)	01h
EBh	MAX_PWR_BP	Max Power (Bus)	32h
ECh	HC_MAX_C_SP	Hub Controller Max Current (Self)	01h
EDh	HC_MAX_C_BP	Hub Controller Max Current (Bus)	32h
EEh	PWR_ON_TIME	Power-on Time	32h
EFh	BOOST_UP	Boost_Up	00h
F0h	BOOST_3:2	Boost_3:2	00h
F1h	PRT_SWP	PortSwap	00h
F2h	PRTM12	PortMap 12	00h
F3h	PRTM3	PortMap 3	00h

TABLE 7-3: OTHER INTERNAL CONFIGURATIONS

Address	Register Name	Description	Internal Default Value
F4h MS_SD_1_CLK_LIM		MS/SD Clock Limit for the Flash Media Controller	00h
F5h	rsvd		
F6h	MEDIA_SETTINGS	SD Timeout Configuration	00h
F7h-FBh	rsvd		
FCh-FFh	NVSTORE_SIG	Non-Volatile Storage Signature	ATA2

### 7.3.2.1 00h-19h: USB Serial Number Option

Byte	Name	Description
25:0	USB_SER_NUM	Maximum string length is 12 hex digits. Must be unique to each device.

#### 7.3.2.2 1Ah-1Bh: USB Vendor Identifier Option

Byte	Name	Description
1:0	USB_VID	This ID is unique for every vendor, where the vendor ID is assigned by the USB Implementer's Forum.

#### 7.3.2.3 1Ch-1Dh: USB Product Identifier Option

Byte	Name	Description
1:0	USB_PID	This ID is unique for every product, where the product ID is assigned by the vendor.

#### 7.3.2.4 1Eh-21h: USB Language Identifier Option

Byte	Name	Description
3:0	USB_LANG_ID	English language code = 0409

## 7.3.2.5 22h-5Dh: USB Manufacturer String Length

	Byte	Name	Description
F	59:0	USB_MFR_STR	Maximum string length is 29 characters.

#### 7.3.2.6 5Eh-99h: USB Product String Length

Byte	Name	Description
59:0	USB_PRD_STR	This string will be used during the USB enumeration process in Windows $^{\ensuremath{\mathbb{R}}}$ . The maximum string length is 29 characters.

# 7.3.2.7 9Ah: USB BmAttribute (1 byte)

Bit	Name	Description
7:0	USB_BM_ATT	Self- or Bus-Power: Selects between self- and bus-powered operation. The hub is either self-powered (draws less than 2 mA of upstream bus power) or bus-powered (limited to a 100 mA maximum of upstream power prior to being configured by the host controller). When configured as a bus-powered device, the Microchip hub consumes less than 100 mA of current prior to being configured. After configuration, the bus- powered Microchip hub (along with all associated hub circuitry, any embed- ded devices if part of a compound device, and 100 mA per externally avail- able downstream port) must consume no more than 500 mA of upstream VBUS current. The current consumption is system dependent, and the OEM must ensure that the USB 2.0 specifications are not violated. When configured as a self-powered device, <1 mA of upstream VBUS current is consumed and all ports are available, with each port being capable of sourcing 500 mA of current. 80 = Bus-powered operation C0 = Self-powered operation A0 = Bus-powered operation with remote wake-up E0 = Self-powered operation with remote wake-up

## 7.3.2.8 9Bh: USB MaxPower (1 byte)

Bit	Name	Description
7:0	USB_MAX_PWR	USB Max Power per USB Specification [1]. Do NOT set this value greater than 100 mA.

	7.3.2.9	9Ch-9Fh: Attribute Byte Descriptions
--	---------	--------------------------------------

Byte	Name	Bit Number	Description
0	ATT_LB	3:0	Always read as 0
		4	Inquire Manufacturer and Product ID Strings
			<ul> <li>1 : use the Inquiry Manufacturer and Product ID Strings.</li> <li>0 : (default) - use the USB Descriptor Manufacturer and Product ID Strings.</li> </ul>
		5	Always read as 0
		6	Reverse SD Card Write Protect Sense 1 : (default) - SD cards will be write protected when SW_nWP is high, and writable when SW_nWP is low. 0 : SD cards will be write protected when SW_nWP is low, and writable when SW_nWP is high.
		7	Always read as 0
1	ATT_HLB	3:0	Always read as 0
		4	Activity LED True Polarity
			1 : Activity LED to Low True 0 : (default) Activity LED polarity to High True
		5	Common Media Insert/Media Activity LED
			<ol> <li>The activity LED will function as a common media inserted/media access LED.</li> <li>The activity LED will remain in its idle state until media is accessed (default).</li> </ol>
		6	Always read as 0
		7	rsvd
2	ATT_LHB	0	Attach on Card Insert/Detach on Card Removal 1 : attach on Insert is enabled 0 : (default) - attach on Insert is disabled
		1	Always read as 0
		2	Use LUN Power Configuration 1 : custom LUN Power Configuration stored in the NVSTORE is used 0 : (default) - default LUN Power Configuration is used.
		7:3	Always read as 0
3	ATT_HB	7:0	Always read as 0

## 7.3.2.10 A0h-A3h: Reserved

Byte	Name	Description
3:0	rsvd	

#### 7.3.2.11 A4h-A5h: LUN 0 Power Configuration

The USB82640 has one internal FET which can be utilized for card power. Please reference to Section 7.3.4.9, "14Ch-17Bh: **Reserved**," on page 42 for information on the other internal FET. The settings are stored in NVSTORE and provide the following features:

- 1. A card can be powered by an external FET or by an internal FET.
- 2. The power limit is set to 200 mA (default) for the internal FET but can be set to 100 mA.

Each media uses two bytes to store its LUN power configuration. Bit 3 selects between internal or external. For internal FETs bits 0 through 2 are used for the power limit. Only 2 of the possible 8 values are currently specified.

#### TABLE 7-4:FET CONFIGURATION

FET	Туре	Bits	Bit Type	Description
0	FET Lo	3:0	Low Nibble	rsvd
1	Byte	7:4	High Nibble	
2	FET Hi Byte	3:0	Low Nibble	0000b Disabled 0001b External FET enabled 1000b Internal FET with 100 mA power limit 1010b Internal FET with 200 mA power limit
3		7:4	High Nibble	rsvd

#### 7.3.2.12 A6h-A7h: Reserved

BYTE	Name	Description
1:0	rsvd	

#### 7.3.2.13 A8h: LED Blink Interval (1 byte)

Bit	Name	Description
7:0	LED_BLK_INT	The blink rate is programmable in 50 ms intervals. The high bit (7) indicates an idle state: 0 : off 1 : on The remaining bits (6:0) are used to determine the blink interval up to a max of 128 x 50 ms.

#### 7.3.2.14 A9h: Blink Duration

Bit	Name	Description
7:0	LED_BLK_DUR	LED Blink After Access This byte is used to designate the number of seconds that the GPIO 1 LED will continue to blink after a drive access. Setting this byte to 05 will cause the GPIO 1 LED to blink for 5 seconds after a drive access.

## 7.3.3 DEVICE ID STRINGS

#### 7.3.3.1 AAh-B0h: Reserved

Byte	Name	Description
6:0	rsvd	

# 7.3.3.2 B1h-B7h: Device 1 Identifier String

Byte	Name	Description
6:0	DEV1_ID_STR	These bytes are used to specify the LUN descriptor returned by the device. These bytes are used in combination with the LUN to device mapping bytes in applications that reorder and rename the LUNs. If this device is configured to be part of a COMBO LUN then this string is ignored for the appropriate <b>CLUNx_ID_STR</b> .

#### 7.3.3.3 B8h-BEh: Reserved

Byte	Name	Description
6:0	rsvd	

#### 7.3.3.4 BFh-C5h: Device 3 Identifier String

Byte	Name	Description
6:0	DEV3_ID_STR	These bytes are used to specify the LUN descriptor returned by the device. These bytes are used in combination with the LUN to device mapping bytes in applications where the OEM wishes to reorder and rename the LUNs. If this device is configured to be part of a COMBO LUN then this string is ignored for the appropriate <b>CLUNx_ID_STR</b> .

## 7.3.3.5 C6h-CDh: Inquiry Vendor String

Byte	Name	Description
7:0	INQ_VEN_STR	If bit 4 of the 1st attribute byte is set, the device will use these strings in response to a USB inquiry command, instead of the USB descriptor manufacturer and product ID strings.

# 7.3.3.6 CEh-D2h: Inquiry Product String

Byte	Name	Description
4:0	INQ_PRD_STR	If bit 4 of the 1st attribute byte is set, the device will use these strings in response to a USB inquiry command, instead of the USB descriptor manufacturer and product ID strings.

### 7.3.3.7 D3h: Dynamic Number of LUNs

Bit	Name	Description
7:0	DYN_NUM_LUN	This byte is used to specify the number of LUNs the device exposes to the host. These bytes are also used for icon sharing by assigning more than one LUN to a single icon. This is used in applications where the device utilizes a combo socket and the OEM wishes to have only a single icon displayed for one or more interfaces. If this field is set to FF, the program assumes that you are using the default value and icons will be configured per the default configuration.

## 7.3.3.8 D4h-D7h: LUN to Device Mapping

Byte	Name	Description
3:0	LUN_DEV_MAP	These bytes are used to specify the number of LUNs the device exposes to the host. These bytes are also used for icon sharing by assigning more than one LUN to a single icon. This is used in applications where the device utilizes a combo socket and the OEM wishes to have only a single icon displayed for one or more interfaces. If this field is set to FF, the program assumes that you are using the default values and LUNs will be configured per the default configuration.

## 7.3.3.9 D8h-DAh: MS Bus Timing Control

Byte	Name	Description
2:0	MS_BUS_TIMING	The values for these bytes are set internally and must not be altered.

## 7.3.3.10 DBh-DDh: SD/MMC Bus Timing Control

Byte	Name	Description
2:0	SD_1_MMC_BUS_ TIMING	The values for these bytes are set internally and must not be altered.

## 7.3.3.11 DEh: Vendor ID (LSB)

Bit	Name	Description
7:0	VID_LSB	Least Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies the vendor of the user device (assigned by USB Implementer's Forum).

#### 7.3.3.12 DFh: Vendor ID (MSB)

Bit	Name	Description
7:0	VID_MSB	Most Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies the vendor of the user device (assigned by USB Implementer's Forum).

## 7.3.3.13 E0h: Product ID (LSB)

Bit	Name	Description
7:0	PID_LSB	Least Significant Byte of the Product ID. This is a 16-bit value that the vendor can assign that uniquely identifies this particular product.

#### 7.3.3.14 E1h: Product ID (MSB)

Bit	Name	Description
7:0	PID_MSB	Most Significant Byte of the Product ID. This is a 16-bit value that the vendor can assign that uniquely identifies this particular product.

## 7.3.3.15 E2h: Device ID (LSB)

Bit	Name	Description
7:0	DID_LSB	Least Significant Byte of the Device ID. This is a 16-bit device release num- ber in BCD (binary coded decimal) format.

# 7.3.3.16 E3h: Device ID (MSB)

Bit	Name	Description
7:0	DID_MSB	Most Significant Byte of the Device ID. This is a 16-bit device release number in BCD format.

# 7.3.3.17 E4h: Configuration Data Byte 1 (CFG\_DAT\_BYT1)

Bit	Name	Description	
7	SELF_BUS_PWR	Self- or Bus-Power: Selects between self- and bus-powered operation. The hub is either self-powered (draws less than 2 mA of upstream bus power) or bus-powered (limited to a 100 mA maximum of upstream power prior to being configured by the host controller). When configured as a bus-powered device, the Microchip hub consumes less than 100 mA of current prior to being configured. After configuration, the bus- powered Microchip hub (along with all associated hub circuitry, any embed- ded devices if part of a compound device, and 100 mA per externally avail- able downstream port) must consume no more than 500 mA of upstream VBUS current. The current consumption is system dependent, and the OEM must ensure that the USB 2.0 specifications are not violated. When configured as a self-powered device, <1 mA of upstream VBUS current is consumed and all ports are available, with each port being capable of sourcing 500 mA of current. 0 : bus-powered operation 1 : self-powered operation	
6	rsvd		
5	HS_DISABLE	<ul> <li>Hi-Speed Disable: Disables the capability to attach as either a Hi-/Full-Speed device, and forces attachment as Full-Speed only (i.e., no Hi-Speed support).</li> <li>0: Hi-/Full-Speed</li> <li>1: Full-Speed-Only (Hi-Speed disabled!)</li> </ul>	
4	rsvd		
3	EOP_DISABLE	<ul> <li>EOP Disable: Disables EOP generation of EOF1 when in Full-Speed mode. During FS operation only, this permits the hub to send EOP if no downstream traffic is detected at EOF1. See Section 11.3.1 of the USB 2.0 Specification</li> <li>[1] for additional details.</li> <li>0 : An EOP is generated at the EOF1 point if no traffic is detected.</li> <li>1 : EOP generation at EOF1 is disabled (normal USB operation). Generation of an EOP at the EOF1 point may prevent a host controller (operating in FS mode) from placing the USB bus in suspend.</li> </ul>	
2:1	CURRENT_SNS	Over-Current Sense: Selects current sensing on a port-by-port basis, all ports ganged, or none (only for bus-powered hubs). The ability to support current sensing on a per port or ganged basis is dependent upon the hardware implementation. 00 : ganged sensing (all ports together) 01 : individual (port-by-port) 1x : over-current sensing is not supported (must only be used with bus-pow- ered configurations)	
0	PORT_PWR	Port Power Switching: Enables power switching on all ports simultaneously (ganged), or port power is individually switched on and off on a port-by-port basis (individual). The ability to support power enabling on a port or ganged basis is dependent upon the hardware implementation. 0 : ganged switching (all ports together) 1 : individual port-by-port switching	

# 7.3.3.18 E5h: Configuration Data Byte 2 (CFG\_DAT\_BYT2)

Bit	Name	Description	
7:6	rsvd		
5:4	OC_TIMER	OverCurrent Timer: Over-current timer delay. 00 : 50 ns 01 : 100 ns 10 : 200 ns 11 : 400 ns	
3	COMPOUND	<ul> <li>11: 400 ns</li> <li>Compound Device: Allows OEM to indicate that the hub is part of a compound device per the USB 2.0 Specification [1]. The applicable port(s) must also be defined as having a "non-removable device".</li> <li>When configured via strapping options, declaring a port as non-removable automatically causes the hub controller to report that it is part of a compound device.</li> <li>0: no</li> <li>1: yes, the hub is part of a compound device</li> </ul>	
2:0	rsvd		

# 7.3.3.19 E6h: Configuration Data Byte 3 (CFG\_DAT\_BYT3)

Bit	Name	Description
7:4	rsvd	
3	PRTMAP_EN	Port Mapping Enable: Selects the method used by the hub to assign port numbers and disable ports. 0 : Standard Mode. Strap options or the following registers are used to define which ports are enabled, and the ports are mapped as port 'n' on the hub is reported as port 'n' to the host, unless one of the ports is disabled, then the higher numbered ports are remapped in order to report contiguous port num- bers to the host. Register 300Ah: Port disable for self-powered operation (reset = 0x00). Register 300Bh: Port disable for bus-powered operation (reset = 0x00). 1 : PortMap mode. The mode enables remapping via the registers defined below. Register 30FBh: PortMap 12 (reset = 0x00) Register 30FCh: PortMap 3 (reset = 0x00)
2:0	rsvd	

#### 7.3.3.20 E7h: Non-Removable Device

Bit	Name	Description
7:0	NR_DEVICE	Indicates which port(s) include non-removable devices. 0 : port is removable 1 : port is non-removable Informs the host if one of the active ports has a permanent device that is undetachable from the hub. The device must provide its own descriptor data. When using the internal default option, the NON_REM[1:0] pins will designate the appropriate ports as being non-removable. Bit 7 = rsvd Bit 6 = rsvd Bit 5 = rsvd Bit 3 = controls physical port 3 Bit 2 = controls physical port 2 Bit 1 = controls physical port 1 Bit 0 = rsvd
		<b>Note:</b> Bit 1 must be set to a 1 by the firmware for proper identification of the card reader as a non-removable device.

#### 7.3.3.21 E8h: Port Disable For Self-Powered Operation

Bit	Name	Description
7:0	PORT_DIS_SP	Disables 1 or more ports. 0 : port is available 1 : port is disabled During self-powered operation this register selects the ports which will be permanently disabled. The ports are unavailable to be enabled or enumer- ated by a host controller. The ports can be disabled in any order since the internal logic will automatically report the correct number of enabled ports to the USB host and will reorder the active ports in order to ensure proper func- tion. Bit 7 = rsvd Bit 6 = rsvd Bit 5 = rsvd Bit 3 = controls physical port 3 Bit 2 = controls physical port 2 Bit 1 = controls physical port 1 Bit 0 = rsvd Note: Bit 1 must be set to 0 in order for the card reader to enumerate.

#### 7.3.3.22 E9h: Port Disable For Bus-Powered Operation

Bit	Name	Description	
7:0	PORT_DIS_BP	Disables 1 or more ports. 0 : port is available 1 : port is disabled During self-powered operation, this register selects the ports which will be permanently disabled. The ports are unavailable to be enabled or enumer- ated by a host controller. The ports can be disabled in any order, the internal logic will automatically report the correct number of enabled ports to the USB host and will reorder the active ports in order to ensure proper function. When using the internal default option, the PRT_DIS[1:0] pins will disable the appropriate ports. Bit 7 = rsvd Bit 6 = rsvd Bit 5 = rsvd Bit 3 = controls physical port 3 Bit 2 = controls physical port 2 Bit 1 = controls physical port 1 Bit 0 = rsvd Note: Bit 1 must be set to 0 in order for the card reader to enumerate.	

#### 7.3.3.23 EAh: Max Power For Self-Powered Operation

Bit	Name		Description
7:0	MAX_PWR_SP	Value in 2 mA increments that the hub consumes from an upstream port (VBUS) when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0 mA in its descriptors.	
		Note:	The USB 2.0 Specification [1] does not permit this value to exceed 100 mA.

# 7.3.3.24 EBh: Max Power For Bus-Powered Operation

Bit	Name	Description	
7:0	MAX_PWR_BP	Value in 2 mA increments that the hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0 mA in its descriptors.	
		<b>Note:</b> The USB 2.0 Specification [1] does not permit this value to exceed 100 mA.	

#### 7.3.3.25 ECh: Hub Controller Max Current For Self-Powered Operation

Bit	Name	Description	
7:0	HC_MAX_C_SP	Value in 2 mA increments that the hub consumes from an upstream port (VBUS) when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value does NOT include the power consumption of a permanently attached peripheral if the hub is configured as a compound device.	
		Note:The USB 2.0 Specification [1] does not permit this value to exceed 100 mA.A value of 50 (decimal) indicates 100 mA, which is the default value.	

## 7.3.3.26 EDh: Hub Controller Max Current For Bus-Powered Operation

Bit	Name	Description
7:0	HC_MAX_C_BP	Value in 2 mA increments that the hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value will include the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value will NOT include the power con- sumption of a permanently attached peripheral if the hub is configured as a compound device. A value of 50 (decimal) would indicate 100 mA, which is the default value.

## 7.3.3.27 EEh: Power-On Time

Bit	Name	Description
7:0	POWER_ON_TIME	The length of time that it takes (in 2 ms intervals) from the time the host initi- ated power-on sequence begins on a port until power is adequate on that port. If the host requests the power-on time, the system software uses this value to determine how long to wait before accessing a powered-on port.

## 7.3.3.28 EFh: Boost\_Up

Bit	Name	Description	
7:2	rsvd		
1:0	BOOST_IOUT	USB electrical signaling drive strength boost bit for the upstream port 'A'. 00 : normal electrical drive strength = no boost 01 : elevated electrical drive strength = low (approximately 4% boost) 10 : elevated electrical drive strength = medium (approximately 8% boost) 11 : elevated electrical drive strength = high (approximately 12% boost)	
		<b>Note:</b> "Boost" could result in non-USB Compliant parameters. OEM should use a 00 value unless specific implementation issues require additional signal boosting to correct for degraded USB signaling levels.	

# 7.3.3.29 F0h: Boost\_3:2

Bit	Name	Description	
7:6	rsvd		
5:4	BOOST_IOUT_3	Upstream USB electrical signaling drive strength boost bit for downstream port 3. 00 : normal electrical drive strength = no boost 01 : elevated electrical drive strength = low (approximately 4% boost) 10 : elevated electrical drive strength = medium (approximately 8% boost) 11 : elevated electrical drive strength = high (approximately 12% boost)	
3:2	BOOST_IOUT_2	Upstream USB electrical signaling drive strength boost bit for downstream port 2. 00 : normal electrical drive strength = no boost 01 : elevated electrical drive strength = low (approximately 4% boost) 10 : elevated electrical drive strength = medium (approximately 8% boost) 11 : elevated electrical drive strength = high (approximately 12% boost)	
		Note: "Boost" could result in non-USB Compliant parameters. OEM should use a 00 value unless specific implementation issues require additional signal boosting to correct for degraded USB signaling levels.	
1:0	rsvd		

# 7.3.3.30 F1h: PortSwap

Bit	Byte Name	Description
7:0	PRT_SWP	Swaps the upstream and downstream USB DP and DM pins for ease of board routing to devices and connectors. 0 : USB D+ functionality is associated with the DP pin and D- functionality is associated with the DM pin. 1 : USB D+ functionality is associated with the DM pin and D- functionality is associated with the DP pin. Bit 7 = rsvd Bit 6 = rsvd Bit 5 = rsvd Bit 5 = rsvd Bit 3 = controls physical port 3 Bit 2 = controls physical port 2 Bit 1 = rsvd Bit 0 = controls physical port 0

### 7.3.3.31 F2h: PortMap 12

Bit	Byte Name			Description
7:0	PRTM12	ted to report how m numerical range or stream ports of the that the hub reporte The host's port num port on the hub is th enabled (see <b>PRTM</b>	merated by any ports it assignment hub starting ed having. hber is refer ne <i>physical</i> <b>AP_EN</b> in R port number	a USB host controller, the hub is only permit- has; the hub is not permitted to select a t. The host controller will number the down- g with the number 1, up to the number of ports red to as <i>logical port number</i> and the physical <i>port number</i> . When remapping mode is egister 08h: Configuration Data Byte 3) the rs can be remapped to different logical port
		used, s enabled	starting fron d ports; this	sure that contiguous logical port numbers are n number 1 up to the maximum number of ensures that the hub's ports are numbered in e way a host will communicate with the ports.
		TABLE 7-5: P	ORTMAP	REGISTER FOR PORTS 1 & 2
		Bit [7:4]	0000	Physical port 2 is disabled
			0001	Physical port 2 is mapped to Logical port 1
			0010	Physical port 2 is mapped to Logical port 2
			0011	Physical port 2 is mapped to Logical port 3
			0100 to 1111	Illegal; Do not use
		Bit [3:0]	0000	Physical port 1 is disabled
			0001	Physical port 1 is mapped to Logical port 1
			0010	Physical port 1 is mapped to Logical port 2
			0011	Physical port 1 is mapped to Logical port 3
			0100 to 1111	Illegal; Do not use

# 7.3.3.32 F3h: PortMap 3

Bit	Byte Name			Description
7:0	PRTM3	ted to report how m numerical range or stream ports of the that the hub reporte The host's port num port on the hub is th enabled (see <b>PRTM</b>	merated by any ports it assignment hub starting ed having. hber is refer ne <i>physical</i> <b>AP_EN</b> in R port number	a USB host controller, the hub is only permit- has; the hub is not permitted to select a t. The host controller will number the down- g with the number 1, up to the number of ports red to as <i>logical port number</i> and the physical <i>port number</i> . When remapping mode is egister 08h: Configuration Data Byte 3) the rs can be remapped to different logical port :).
		used, s enabled	starting fron ports; this	sure that contiguous logical port numbers are n number 1 up to the maximum number of ensures that the hub's ports are numbered in e way a host will communicate with the ports.
		TABLE 7-6: P	ORTMAP	REGISTER FOR PORT 3
		Bit [7:4]	0000	rsvd
			0001	rsvd
			0010	rsvd
			0011	rsvd
			0100 to 1111	lllegal; Do not use
		Bit [3:0]	0000	Physical port 3 is disabled
			0001	Physical port 3 is mapped to Logical port 1
			0010	Physical port 3 is mapped to Logical port 2
			0011	Physical port 3 is mapped to Logical port 3
			0100 to 1111	Illegal; Do not use

DS60001312C-page 39

# **USB82640**

### 7.3.3.33 F4h: MS/SD Clock Limit for the Flash Media Controller

Byte Name	Туре	Bits	Description
MS_SD_CLK_LIM	Upper Nibble Bits	7:4	0 : SD/MMC - 48 MHz 1 : SD/MMC - 24 MHz 2 : SD/MMC - 20 MHz 3 : SD/MMC - 15 MHz
	Lower Nibble Bits	3:0	0 : MS - 60 MHz Default, no limit 1 : MS - 40 MHz 2 : MS - 20 MHz 3 : MS - 15 MHz

### 7.3.3.34 F5h: Reserved

Bit	Name	Description
7:0	rsvd	

# 7.3.3.35 F6h-FBh: Reserved

Byte	Name	Description
5:0	rsvd	The values for these bytes are set internally and must not be altered.

# 7.3.3.36 FCh-FFh: Non-Volatile Storage Signature

Byte	Name	Description	
3:0	NVSTORE_SIG	This signature is used to verify the validity of the data in the first 256 bytes of the configuration area. The signature must be set to ATA2.	

### 7.3.4 INTERNAL FLASH MEDIA CONTROLLER EXTENDED CONFIGURATIONS

Enable Registers 100h - 17Fh by setting bit 7 of bmAttribute.

### 7.3.4.1 100h-106h: Combo LUN 0 Identifier String

Byte	Name	Description
6:0	CLUN0_ID_STR	If the LUN to device mapping bytes have configured this LUN to be a combo LUNs, then these strings will be used to identify the LUN rather than the device identifier strings.

# 7.3.4.2 107h-10Dh: Combo LUN 1 Identifier String

Byte	Name	Description
6:0	CLUN1_ID_STR	If the LUN to device mapping bytes have configured this LUN to be a combo LUNs, then these strings will be used to identify the LUN rather than the device identifier strings.

# 7.3.4.3 10Eh-114h: Combo LUN 2 Identifier String

Byte	Name	Description
6:0	CLUN2_ID_STR	If the LUN to device mapping bytes have configured this LUN to be a combo LUNs, then these strings will be used to identify the LUN rather than the device identifier strings.

### 7.3.4.4 115h-11Bh: Combo LUN 3 Identifier String

Byte	Name	Description
6:0	CLUN3_ID_STR	If the LUN to device mapping bytes have configured this LUN to be a combo LUNs, then these strings will be used to identify the LUN rather than the device identifier strings.

### 7.3.4.5 11Ch-122h: Combo LUN 4 Identifier String

Byte	Name	Description
6:0	CLUN4_ID_STR	If the LUN to device mapping bytes have configured this LUN to be a combo LUNs, then these strings will be used to identify the LUN rather than the device identifier strings.

# 7.3.4.6 123h-145h: Reserved

Byte	Name	Description
34:0	rsvd	

# 7.3.4.7 146h: Dynamic Number of Extended LUNs

Bit	Name	Description
7:0	DYN_NUM_ EXT_LUN	These bytes are used to specify the number of LUNs the device exposes to the host. These bytes are also used for icon sharing by assigning more than one LUN to a single icon. This is used in applications where the device utilizes a combo socket and the OEM wishes to have only a single icon displayed for one or more interfaces. If this field is set to FF, the program assumes that you are using the default value and icons will be configured per the default configuration.

### 7.3.4.8 147h-14Bh: LUN to Device Mapping

Byte	Name	Description
4:0	LUN_DEV_MAP	These bytes are used to specify the number of LUNs the device exposes to the host. These bytes are also used for icon sharing by assigning more than one LUN to a single icon. This is used in applications where the device utilizes a combo socket and the OEM wishes to have only a single icon displayed for one or more interfaces. If this field is set to FF, the program assumes that you are using the default value and icons will be configured per the default configuration.

# 7.3.4.9 14Ch-17Bh: Reserved

Byte	Name	Description
47:0	rsvd	

### 7.3.4.10 17Ch -17Fh: Non-Volatile Storage Signature for Extended Configuration

Byte	Name	Description
3:0	NVSTORE_SIG2	This signature is used to verify the validity of the data in the upper 256 bytes if a 512-byte EEPROM is used, otherwise this bank is a read-only configuration area. The signature must be set to $ecfl$ .

# 7.3.5 $I^2C$ EEPROM

The I<sup>2</sup>C EEPROM interface implements a subset of the I<sup>2</sup>C Master Specification (refer to the Philips Semiconductor Standard  $l^2C$ -Bus Specification [3] for details on I<sup>2</sup>C bus protocols). The device's I<sup>2</sup>C EEPROM interface is designed to attach to a single dedicated I<sup>2</sup>C EEPROM, and it conforms to the Standard-mode I<sup>2</sup>C Specification (100 kbit/s transfer rate and 7-bit addressing) for protocol and electrical compatibility.

**Note:** Extensions to the I<sup>2</sup>C Specification are not supported. The device acts as the master and generates the serial clock SCL, controls the bus access (determines which device acts as the transmitter and which device acts as the receiver), and generates the START and STOP conditions.

### 7.3.5.1 Implementation Characteristics

The device will only access an EEPROM using the sequential read protocol.

### 7.3.5.2 Pull-Up Resistor

The circuit board designer is required to place external pull-up resistors (10 k $\Omega$  recommended) on the SPI\_DO/SDA/ SPI\_SPD\_SEL and SPI\_CLK/SCL lines (per *SMBus 1.0 Specification* [4] and EEPROM manufacturer guidelines) to VDD33 in order to assure proper operation.

### 7.3.5.3 I<sup>2</sup>C EEPROM Slave Address

Slave address is 1010000b. 10-bit addressing is NOT supported.

### 7.3.6 IN-CIRCUIT EEPROM PROGRAMMING

The EEPROM can be programmed via automatic test equipment (ATE) by pulling **RESET\_N** low which tri-states the device's EEPROM interface and allows an external source to program the EEPROM.

# 7.4 Default Configuration Option

The Microchip device can be configured via its internal default configuration. Please see Section 7.3.2, "EEPROM Data Descriptor" for specific details on how to enable default configuration. Please refer to Table 7-1 for the internal default values that are loaded when this option is selected.

### 7.5 Reset

There are two different resets that the device experiences. One is a hardware reset (either from the internal POR (power-on reset) circuit or via the **RESET\_N** pin) and the second is a USB bus reset.

### 7.5.1 INTERNAL POR HARDWARE RESET

All reset timing parameters are guaranteed by design.

### 7.5.2 EXTERNAL HARDWARE RESET\_N


A valid hardware reset is defined as assertion of **RESET\_N** for a minimum of 1  $\mu$ s after all power supplies are within operating range. While reset is asserted, the device (and its associated external circuitry) consumes less than IRST  $\mu$ A of current from the upstream USB power source.

Assertion of RESET\_N (external pin) causes the following:

- 1. All downstream ports are disabled, and PRTCTL power to downstream devices is removed.
- 2. The PHYs are disabled, and the differential pairs will be in a high-impedance state.
- 3. All transactions immediately terminate; no states are saved.
- 4. All internal registers return to the default state (in most cases, 00h).
- 5. The external crystal oscillator is halted.
- 6. The PLL is halted.

# USB82640

# 7.5.2.1 RESET\_N for EEPROM Configuration



# FIGURE 7-1: RESET\_N TIMING FOR EEPROM MODE

# TABLE 7-7: RESET\_N TIMING FOR EEPROM MODE

Name	Description	Min	Тур	Max	Units
t1	RESET_N asserted	1	-	-	μs
t2	Device recovery/stabilization	-	-	500	μs
t3	8051 programs device configuration	-	20	50	ms
t4	USB attach (see Note 3)	-	-	100	ms
t5	Host acknowledges attach and signals USB reset	100	-	-	ms
t6	USB idle	-	Undefined	-	ms
t7	Completion time for requests (with or without data stage)	-	-	5	ms

**3:** All power supplies must have reached the operating levels mandated in Chapter 8.0, DC Parameters prior to (or coincident with) the assertion of **RESET\_N**.

### 7.5.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device does the following:

Note: The device does not propagate the upstream USB reset to downstream devices.

- 1. Sets default address to 0
- 2. Sets configuration to: unconfigured
- 3. Negates PRTCTL[3:2] to all downstream ports
- 4. Clears all TT buffers
- 5. Moves device from suspended to active (if suspended)
- 6. Complies with Section 11.10 of the USB 2.0 Specification [1] for behavior after completion of the reset sequence.

The host then configures the device and the device's downstream port devices in accordance with the USB 2.0 Specification.

# 8.0 DC PARAMETERS

# 8.1 Maximum Guaranteed Ratings

Parameter	Symbol	Min	Мах	Units	Comments
Storage Tem- perature	T <sub>STOR</sub>	-55	150	°C	
3.3 V supply voltage	V <sub>DD33,</sub> V <sub>DDA33</sub>	-0.5	4.0	V	
Voltage on CRD_PWD	-	-0.5	V <sub>DD33</sub> + 0.3	V	When internal power FET operation of these pins are enabled, these pins may be simultaneously shorted to ground or any voltage up to 3.63 V indefinitely, without damage to the device as long as $V_{DD33}$ and $V_{DDA33}$ are less than 3.63 V and $T_A$ is less than 70 °C.
Voltage on any signal pin	-	-0.5	V <sub>DD33</sub> + 0.3	V	
Voltage on XTAL1	-	-0.5	3.6	V	
HBM ESD Performance			8	kV	


Stresses above the specified parameters may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at any condition above those indicated in the operation sections of this specification is not implied. When powering this device from laboratory or system power supplies the absolute maximum ratings must not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. When this possibility exists, a clamp circuit should be used.

# 8.2 Operating Conditions

Parameter	Symbol	Min	Мах	Units	Comments
48-pin package operating temperature	Τ <sub>Α</sub>	-40	85	°C	Ambient temperature in still air. (See Note 1)
3.3 V supply voltage	V <sub>DD33,</sub> V <sub>DDA33</sub>	3.0	3.6	V	A 3.3 V regulator with an output tolerance of $\pm$ 1% must be used if the output of the internal power FET's must support a 5% toler- ance. See Note 2.
3.3 V supply rise time	t <sub>RT</sub>	0	400	μs	(Figure 8-1, "Supply Rise Time Models")
1.8 V supply rise time	t <sub>RT</sub>	0	400	μs	(Figure 8-1, "Supply Rise Time Models" and Note 2)
Voltage on any signal pin	-	-0.3	V <sub>DD33</sub>	V	
Voltage on XTAL1	-	-0.3	2.0	V	

Note 1: The T<sub>J</sub> (junction temperature) must not exceed 125  $^\circ$ C

# FIGURE 8-1: SUPPLY RISE TIME MODELS



**2:** The 3.3 V supply should be at least at 75% of its operating condition before the 1.8 V supply is allowed to ramp up.

# 8.3 Package Thermal Specifications

### TABLE 8-1: 48-PIN VQFN PACKAGE THERMAL PARAMETERS

Parameter	Symbol	Value	Unit	Comments
Thermal Resistance	$\Theta_{JA}$	28	°C/W	Measured from the die to the ambient air
Junction-to-Top-of-Package	$\Psi_{JT}$	0.2	°C/W	-

**Note:** Thermal parameters are estimated for devices with the exposed pad soldered to thermal vias in a multilayer 2S2P PCB per JESD51.

# 8.4 DC Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Comments
I, IPU, IPD Type Input Buffer						
Low Input Level	V <sub>ILI</sub>			0.8	V	TTL Levels
High Input Level	V <sub>IHI</sub>	2.0			V	
Pull Down	PD		72		μA	
Pull Up	PU		58		μA	
ICLK Input Buffer						
Low Input Level	V <sub>ILCK</sub>			0.5	V	
High Input Level	V <sub>IHCK</sub>	1.4			V	
Input Leakage	Ι <sub>ΙL</sub>	-10		+10	μA	$V_{IN}$ = 0 to $V_{DD33}$
Input Leakage (All I buffers)						
Low Input Leakage	Ι <sub>ΙL</sub>	-10		+10	μA	V <sub>IN</sub> = 0 V
High Input Leakage	I <sub>IH</sub>	-10		+10	μA	V <sub>IN</sub> = V <sub>DD33</sub>
O12 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 6 mA @ V <sub>DD33</sub> = 3.3 V
High Output Level	V <sub>OH</sub>	V <sub>DD33</sub> - 0.4			V	I <sub>OH</sub> = -6 mA @ V <sub>DD33</sub> = 3.3 V
Output Leakage	I <sub>OL</sub>	-10		+10	μA	V <sub>IN</sub> = 0 to V <sub>DD33</sub> (Note 3)

# USB82640

Parameter	Symbol	Min	Тур	Max	Units	Comments
I/O12, I/O12PU & I/O12PD Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 6 mA @ V <sub>DD33</sub> = 3.3 V
High Output Level	V <sub>OH</sub>	V <sub>DD33</sub> - 0.4			V	I <sub>OH</sub> = -6 mA @ V <sub>DD33</sub> = 3.3 V
Output Leakage	I <sub>OL</sub>	-10		+10	μA	V <sub>IN</sub> = 0 to V <sub>DD33</sub> (Note 3)
Pull Down	PD		72		μA	
Pull Up	PU		58		μA	
IO-U						(Note 4)
I-R						(Note 5)
Integrated Power FET set to 200 mA						
Output Current (Note 6)	I <sub>OUT</sub>		200		mA	$Vdrop_{FET} \approx 0.46 V$
Short Circuit Current Limit	I <sub>SC</sub>		181		mA	Vout <sub>FET</sub> = 0 V
On Resistance (Note 6)	R <sub>DSON</sub>			2.1	Ω	I <sub>FET</sub> = 70 mA
Output Voltage Rise Time	t <sub>DSON</sub>		800		μs	C <sub>LOAD</sub> = 10 μF
Supply Current Unconfigured						Note 7
Hi-Speed Host	I <sub>CCINTHS</sub>	-	-	75	mA	
Full Speed Host	ICCINITFS	-	-	70	mA	
Supply Current Active HS Host (Note 8)	I <sub>CC</sub>	-	-	330	mA	
Supply Current Suspend	I <sub>CSBY</sub>	-	-	2500	μA	
Supply Current Reset	I <sub>RST</sub>	-	-	2500	μA	

3: Output leakage is measured with the current pins in high impedance.

4: See the USB 2.0 Specification [1], Chapter 7, for USB DC electrical characteristics

- **5:** RBIAS is a 3.3 V tolerant analog pin.
- **6:** Output current range is controlled by program software. The software disables the FET during short circuit condition.
- 7: Supply currents do not include power FET currents.
- 8: HS Host, 2 ports active, MS Card active.

# 8.5 Capacitance

 $T_A = 25 \text{ °C}$ ; fc = 1 MHz;  $V_{DD33} = 3.3 \text{ V}$ ,  $V_{DD18} = 1.8 \text{ V}$ 

# TABLE 8-2: PIN CAPACITANCE


Parameter	Symbol	Limits		Unit	Test Condition	
Falameter	-	Min	Тур	Max	Unit	
XTAL Pin Input Capacitance	C <sub>XTAL</sub>	-	-	4	pF	All pins (except USB pins and
Input Capacitance	C <sub>IN</sub>	-	-	10	pF	pins under test) are tied to AC ground.

# 9.0 AC SPECIFICATIONS

### 9.1 Oscillator/Clock

Parallel Resonant, Fundamental Mode, 24 MHz  $\pm$  350 ppm.





### TABLE 9-1: CRYSTAL CIRCUIT LEGEND

Symbol	Description	In Accordance With	
<b>C</b> <sub>0</sub>	Crystal shunt capacitance	Crystal manufacturer's specification (see Note 1)	
CL	Crystal load capacitance		
C <sub>B</sub>	Total board or trace capacitance	OEM board design	
C <sub>S</sub>	Stray capacitance	Microchip IC and OEM board design	
C <sub>XTAL</sub>	XTAL pin input capacitance	Microchip IC	
<b>C</b> <sub>1</sub>	Load capacitors installed on OEM board	Calculated values based on Figure 9-2, "Capacitance	
<b>C</b> <sub>2</sub>	1	Formulas" (see Note 2)	

### FIGURE 9-2: CAPACITANCE FORMULAS


$$C_1 = 2 \times (C_L - C_0) - C_{S1}$$
  
 $C_2 = 2 \times (C_L - C_0) - C_{S2}$ 

- Note 1: C<sub>0</sub> is usually included (subtracted by the crystal manufacturer) in the specification for C<sub>L</sub> and should be set to '0' for use in the calculation of the capacitance formulas in Figure 9-2, "Capacitance Formulas". However, the OEM PCB itself may present a parasitic capacitance between XTAL1 and XTAL2. For an accurate calculation of C<sub>1</sub> and C<sub>2</sub>, take the parasitic capacitance between traces XTAL1 and XTAL2 into account.
  - 2: Each of these capacitance values is typically approximately 18 pF.

# 9.2 Ceramic Resonator

24 MHz ± 350 ppm

### FIGURE 9-3: CERAMIC RESONATOR USAGE WITH MICROCHIP IC



### 9.3 External Clock

50% Duty cycle  $\pm$  10%, 24 MHz  $\pm$  350 ppm, Jitter < 100 ps rms

The external clock is recommended to conform to the signaling level designated in the *JESD76-2 Specification* [6] on 1.8 V CMOS Logic. XTAL2 should be treated as a no connect.

### 9.3.1 I<sup>2</sup>C EEPROM


Frequency is fixed at 58.6 kHz  $\pm$  20%.

### 9.3.2 USB 2.0

The Microchip device conforms to all voltage, power, and timing characteristics and specifications as set forth in the USB 2.0 Specification [1]. Refer to this specification for more information.


# **10.0 PACKAGE INFORMATION**


# 10.1 Package Marking Information



### 10.2 Package Drawings


**Note:** For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.





# USB82640

### FIGURE 10-2: USB82640AM/AMR 48-PIN VQFN CONTINUED



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Package is punch singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-223C Sheet 2 of 2

Note: Exposed Pad Variation H is valid for the USB82640.

#### FIGURE 10-3: USB82640AM/AMR 48-PIN VQFN LAND PATTERN



# APPENDIX A: DATA SHEET REVISION HISTORY

### TABLE A-1: CUSTOMER REVISION HISTORY

REVISION LEVEL & DATE	SECTION/FIGURE/ ENTRY	CORRECTION	
DS60001312C (08-06-18)	Section 8.1 "Maximum Guaranteed Ratings"	HBM ESD Performance inserted.	
DS60001312B (03-02-17)	Product Identification System	<ul><li>Adopted according to new system.</li><li>ROM/Firmware combination 000727 removed.</li></ul>	
	Chapter 2.0, Pin Configuration	<ul> <li>Package marking information (legend) moved to Chapter 10.0, Package Information</li> </ul>	
	Chapter 10.0, Package Information	New Section 10.1, "Package Marking Information"	
DS60001312A (06-08-15)	All	<ul> <li>Version migrated to Microchip template.</li> <li>Microchip DS number inserted</li> <li>Revision A replaces the previous SMSC Rev 1.3.</li> <li>Trademark and last page according to Microchip guidelines.</li> <li>GPIO functionality removed as the functionality is not supported any more (except GPO1).</li> <li>Package drawing exchanged, QFN -&gt; VQFN</li> </ul>	
	Cover Sheet	<ul> <li>'Single-chip USB 2.0 hub controller with 2 exposed hi-speed downstream ports for external peripheral expansion' and 'The dedicated flash media reader is internally attached to a 3rd downstream port of the hub as a USB compound device' -&gt; 'Single-chip compound device: USB 2.0 hub controller with two hi-speed downstream ports and a flash media controller'</li> <li>Configures internal code using an external I2CTM EEPROM or SPI ROM -&gt; Configuration of internal code using an external I2CTM EEPROM or SPI Flash</li> <li>Supports execution of external code from SPI Flash EEPROM -&gt; Execution of external code from SPI Flash</li> <li>Supports custom vendor, product, and language IDs when using an external EEPROM -&gt; Support of custom vendor, product, and language IDs when using an external EEPROM -&gt; Support of custom vendor, product, and language IDs when using an external EEPROM -&gt; Support of custom vendor, product, and language IDs when using an external EEPROM -&gt; Support of custom vendor, product, and language IDs when using an external EEPROM -&gt; Support of custom vendor, product, and language IDs when using an external EEPROM -&gt; Support of custom vendor, product, and language IDs when using an external EEPROM</li> <li>Removed: 8051 8-bit microprocessor</li> <li>Removed: GPIO configuration and polarity for special function use</li> </ul>	
	Section 1.1, "Device Features," on page 5	<ul> <li>Section 1.1.2 and Section 1.1.3 merged</li> <li>Removed: GPIO configuration and polarity for special function use</li> <li>Removed: 8051 8-bit microprocessor</li> <li>implemented in the&gt; loaded by where the following features are supported:</li> <li>added as Secure Digital 2.0 feature: Supports storage addressability of up to 2 TB</li> </ul>	
	Section 2.0, "Pin Configuration," on page 6	GPIOs removed.	

REVISION LEVEL & DATE	SECTION/FIGURE/ ENTRY	CORRECTION	
DS60001312A cont	Section 3.0, "Pin Table," on page 7	GPIOs removed.	
	Section 4.0, "Logical Structure and Block Diagram," on page 8	Figure 4-2 adapted, GPIOs removed.	
	Section 5.0, "Pin Descriptions," on page 10	<ul> <li>GPIOs and descriptions describing them removed.</li> <li>Term 'weak pull-up resistors' replaced by accurate description.</li> </ul>	
	Section 5.1, "USB82640 Pin Description," on page 10	<ul> <li>Table 5-1: Row SPI_SPD_SEL: Value 30 MHz indicated as deprecated.</li> <li>Pin RESET_N: Buffer Type changed from IS to I.</li> </ul>	
	Section 5.2, "Buffer Type Descriptions," on page 15	Buffer IS removed	
	Section 5.4, "ROM BOOT Sequence," on page 18	Support of 30 MHz removed.	
	Section 6.0, "Pin Reset States," on page 19	<ul><li>Figure 6-1: removed</li><li>Table 6-2: GPIOs removed.</li></ul>	
	Section 7.1.1, "Hub Configuration Options," on page 21	<ul> <li>Removed: ', and must be configured in order to correctly func- tion when attached to a USB host controller'.</li> </ul>	
	Section 7.2, "Card Reader," on page 21	Added: Supports storage addressability of up to 2 TB	
	Section 7.3, "System Configurations," on page 21	<ul> <li>Removed deprecated link to download page, replaced by a more generic term.</li> <li>Note 1 moved to bottom of Table 7-1.</li> <li>Table 7-1: Address range corrected: 14Eh-17Bh -&gt; 14Ch-17Bh</li> </ul>	
	Section 7.3.1, "EEPROM/SPI Interface," on page 21	Description improved. Removed link to SMSC website.	
	Section 7.3.2.9, "9Ch- 9Fh: Attribute Byte Descriptions," on page 27	<ul> <li>Byte counting starts now with '0'.</li> </ul>	
	Section 7.3.3.35, "F6h-FBh: Reserved," on page 40	Byte number corrected	
	Section 7.3.3.36, "FCh-FFh: Non- Volatile Storage Signature," on page 40	Byte number corrected	

TABLE A-1:	CUSTOMER REVISION HISTORY (CONTINUED)
------------	---------------------------------------

REVISION LEVEL & DATE	SECTION/FIGURE/ ENTRY	CORRECTION	
DS60001312A cont.	Section 7.5.2.1, "RESET_N for EEPROM Configuration," on page 44	• Table 7-7: msec -> ms, μsec -> μs	
	Section 8.2, "Operating Conditions," on page 46	<ul> <li>Cross reference added in rows '3.3 V supply voltage' and '1.8 V supply rise time' pointing to note located below Figure 8-1.</li> </ul>	
	Section 8.4, "DC Electrical Characteristics," on page 47	<ul> <li>IS Type Input Buffer removed as this type of buffer is not available.</li> <li>Input Leakage: IS buffer type removed.</li> </ul>	
	Chapter 10.0, "GPIO Usage"	Section removed as GPIOs are not supported (except GPO1).	
	Chapter 10.0	Package drawing exchanged (Microchip style)	
	Product Identification System on page 63	ROM/Firmware combination 000727 added	
Rev. 1.3	All	Lead-free information removed.	
(06-10-13)	Page 2	Order numbers changed according to Microchip rules,	
	Chapter 4.0	Logical structure added for better understanding the basic struc- ture of the USB82640.	
	Appendix B (Selected Device Descriptors)	Some device descriptor parameters of interest added.	
	Appendix C References	Reference added for "Universal Serial Bus Mass Storage Class Specification Overview"	
Rev. 1.3	All	Microchip logo and legend added.	
(01-25-13)	All	USB82660 removed.	
	Section 8.2, "Operating Conditions"	Table 8.2: 3.3 V supply rise time, 1.8 V supply rise time corrected: 400 ms -> 400 μs	
Rev. 1.2	Section 5.1	Table 5-1: Symbol GPIO[25:18] corrected (formerly: GPIO[27:18]).	
(01-25-12)	Section 5.4	The valid EEPROM signature corrected: ATA2 -> ata2	
		SD card settings are done at Upper Nibble Bits and not at Lower Nibble Bits, MS assigned to Lower Nibble Bits.	
	Chapter 10.0	Both tables: GPIO4: SCK -> SCL	
Rev. 1.2 (06-20-11)	Section 7.3.3.35	Updated register description to indicate new function.	
(00-20-11)	Table 7-1	Cleaned up Table 7-1 for clarity.	
Rev. 1.1 (10-12-10)	Page 2	Ordering information completed.	

REVISION LEVEL & DATE	SECTION/FIGURE/ ENTRY	CORRECTION	
Rev. 1.1 (07-07-10)	Section 5.1	GPIO8 and GPIO10 pin description: Some values adapted.	
(07-07-10)	Section 7.3.2, "EEPROM Data Descriptor," on page 22	Table 7-1: Value corrected for LUN Power Hi Byte.	
	Section 7.3.2.11, "A4h-A5h: LUN 0 Power Configuration," on page 28	Default values adapted.	
Rev. 1.1 (07-07-10) cont	Section 7.3.4.9, "14Ch-17Bh: <b>Reserved</b> ," on page 42	Default values adapted.	
	Section 8.0, "DC Parameters"	XTAL2 and hysteresis removed. Typical values added, Min values removed. TBD replaced by correct values in section referring to 48QFN.	
	Section 8.1, "Maximum Guaranteed Ratings" and Section 8.2, "Operating Conditions"	Row that shows Voltage on USB+ and USB- pins removed as the USB pins are covered in row 'Voltage on any signal pin'.	
Rev. 1.0 (08-25-09)	Initial Release		

TABLE A-1: CUSTOMER REVISION HISTORY (CONTINUED)

# APPENDIX B: ACRONYMS

The following is a list of the general terms used throughout this document:

### TABLE B-1: ACRONYMS

Acronym	Description		
ACK	Handshake packet indicating a positive acknowledgment		
EOF	End of (micro) Frame		
EOP	End of Packet		
FMC	Flash Media Controller		
FS	Full-Speed Device		
HS	Hi-Speed Device		
l <sup>2</sup> C	Inter-Integrated Circuit		
LS	Low-Speed Device		
LUN	Logical Unit Number		
MMC	MultiMediaCard		
MSC	Memory Stick Controller		
OCS	Over-current Sense		
PHY	Physical Layer		
PLL	Phase-Locked Loop		
VQFN	Very Thin Quad Flat No Leads		
RoHS	Restriction of Hazardous Substances directive		
RXD	Received eXchange Data		
SDC	Secure Digital Controller		
TXD	Transmit eXchange Data		
UART	Universal Asynchronous Receiver-Transmitter		
UCHAR	Unsigned Character		
UNIT	Unsigned Integer		

# APPENDIX C: REFERENCES

- Universal Serial Bus Specification, Version 2.0, April 27, 2000 (12/7/2000 and 5/28/2002 Errata) USB Implementers Forum, Inc. http://www.usb.org
- USB Mass Storage Class Specification Overview, Revision 1.4, February 18, 2010, USB Implementers Forum, Inc. http://www.usb.org
- [3] I<sup>2</sup>C-Bus Specification Version 1.1 NXP (formerly a division of Philips). http://www.nxp.com
- [4] System Management Bus Specification, version 1.0 SMBus. http://smbus.org/specs/
- [5] Microchip 24AA02/24LC02B (Revision C)
   Microchip Technology Inc. http://www.microchip.com/
- [6] JEDEC Specifications: JESD76-2 (June 2001) and J-STD-020D.1 (March 2008) JEDEC Global Standards for the Microelectronics Industry.http://www.jedec.org/standards-documents

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X]     Device Tempera Rango	X [X] <sup>(1)</sup> - X - <u>XXXXXX</u> I I I I ture Package Tape and Reel Product ROM/ e Option Version Firmware	- <sup>(2)</sup> <u>Vxx</u> T Designator	Examples: a) USB82640AMR-D-000527-V01 -40°C to + 85°C, VQFN (48-pin), Tape & Reel,
Device:	USB82640		A, 000527, V01
Temperature Range:	A = $-40^{\circ}$ C to $+85^{\circ}$ C		
Package:	M = VQFN (48-pin)		
Tape and Reel Option:	Blank = Standard packaging (tray) R = Tape and Reel <sup>(1)</sup>		
Pattern	D = Product Version		Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is
ROM/Firmware	000527 = ROM/Firmware combination		not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Designator	Vxx = Automotive Designator		Note 2: "-" is optional. Check with your Microchip Sales Office for exact ordering part number.

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3173-2

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca II Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110

Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Tel: 81-3-6880- 3770

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

**Netherlands - Drunen** Tel: 31-416-690399

Fax: 31-416-690340 Norway - Trondheim Tel: 47-7289-7561

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

India - Pune

Japan - Tokyo Korea - Daegu

Korea - Seoul

Malaysia - Kuala Lumpur

Malaysia - Penang

Philippines - Manila

Tel: 886-3-5778-366

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 66-2-694-1351